參數(shù)資料
型號(hào): DAC650KL
英文描述: 12-Bit 500MHz DIGITAL-TO-ANALOG CONVERTER
中文描述: 12位500MHz的數(shù)字模擬轉(zhuǎn)換器
文件頁數(shù): 9/11頁
文件大?。?/td> 98K
代理商: DAC650KL
DAC650
9
(2) An external V
BB
system reference is applied to pin 1.
This technique may allow data threshold levels to track
the system over supply and temperature variations.
(3) The internal tracking ECL threshold reference (pin 67) is
applied to pin 1. The output of the tracking ECL
threshold reference is simply the average of two exter-
nally applied levels. These levels are a system logic low
(pin 65) and system logic high (pin 66). This technique
may provide increased noise margin for systems with
levels slightly different from ECL. Leave pins 65-67
open if this option is not used.
TIMING
The DAC650 has an internal edge triggered latch. The
output changes on the positive edge of CLK. This master-
slave latching will assure that the 12 bits will arrive at the bit
switches with a minimum of data skew. Data must have
adequate setup and hold time for proper operation (refer to
Figure 4). Note that the Hold time is negative. Therefore the
data may change before the rising edge of clock and still be
valid.
The DAC650 has a differential ECL clock input. This clock
input can also be driven by a single-ended clock if desired
by tying the CLK input to an external voltage of –1.3V.
Using a true differential clock provides much improved
digital feedthrough immunity, however.
DATA IN/VOUT CORRESPONDENCE
The each full scale output of the DAC650 may be modeled
as either
±
20mA current source in parallel with 50
or a
±
1V voltage source in series with 50
. The nominal current
and voltage bit weights are given in Table I and the input
code vs output voltage relationships are given in Table II.
Transmission line techniques at the output are also recom-
mended to minimize ringing and glitching. Ideally, both of
the outputs should see the same termination, including any
delay between the DAC650 and the load.
Since the outputs V
OUT
and V
OUT
are equal in magnitude but
opposite in sign, they are ideal for driving RF
transformers (Figures 5). The primary may be connected
between the two outputs. The secondary may be floating or
referenced to ground. This results in a 2X signal power and
some cancellation of clock feedthrough, glitching, and
distortion. Figures 6 and 7 give recommended output
amplifiers.
FIGURE 4. Timing Diagram for the DAC650.
Clock 1
t
PWL
Data 1
V
OUT
1
t
P
CLK
Data
V
OUT
t
P
t
SU
t
H
t
PWL
Propagation delay. 50% of CLK to 50% of V
OUT
.
Setup time DATA must remain stable before CLK.
Hold time DATA must remain stable after CLK.
CLK pulse width low (50% to 50%).
SYMBOL
DESCRIPTION
MIN
1.5
1.8
–600
TYP
MAX
ns
ns
ps
ns
UNITS
t
H
t
SU
2.0
–500
1.0
Clock 0
Clock 2
Data 2
Data 0
相關(guān)PDF資料
PDF描述
DAC650 12-Bit 500MHz Dightal-To-Analog Converter(12位 500M赫茲單片D/A轉(zhuǎn)換器)
DAC667 Microprocessor-Compatible 12-Bit Dightal-To-Analog Converter(與微處理器兼容的12位D/A轉(zhuǎn)換器)
DAC667
DAC667JP IC-12-BIT DAC
DAC701 Monolithic 16-Bit DIGITAL-TO-ANALOG CONVERTERS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DAC6551AQDGKRQ1 功能描述:16 BIT SINGLE CHANNEL ULTRA-LOW 制造商:texas instruments 系列:汽車級(jí),AEC-Q100 包裝:剪切帶(CT) 零件狀態(tài):在售 位數(shù):12 數(shù)模轉(zhuǎn)換器數(shù):1 建立時(shí)間:8μs 輸出類型:Voltage - Buffered 差分輸出:是 數(shù)據(jù)接口:SPI 參考類型:外部 電壓 - 電源,模擬:3 V ~ 5.5 V 電壓 - 電源,數(shù)字:3 V ~ 5.5 V INL/DNL(LSB):0.3,0.2 架構(gòu):電阻串 DAC 工作溫度:-40°C ~ 125°C 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應(yīng)商器件封裝:8-VSSOP 標(biāo)準(zhǔn)包裝:1
DAC6571 制造商:TI 制造商全稱:Texas Instruments 功能描述:+2.7 V to +5.5 V, I2C INTERFACE, VOLTAGE OUTPUT, 10-BIT DIGITAL-TO-ANALOG CONVERTER
DAC6571EVM 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 DAC6571 Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評(píng)估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
DAC6571IDBVR 功能描述:數(shù)模轉(zhuǎn)換器- DAC DAC6571: 10-Bit RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
DAC6571IDBVRG4 功能描述:數(shù)模轉(zhuǎn)換器- DAC DAC6571: 10-Bit RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube