- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10362 > D2-45157-QR-T (Intersil)IC DGTL AMP PWM CTRLR 68QFN PDF資料下載
參數(shù)資料
| 型號： | D2-45157-QR-T |
| 廠商： | Intersil |
| 文件頁數(shù)： | 17/31頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DGTL AMP PWM CTRLR 68QFN |
| 標(biāo)準(zhǔn)包裝： | 3,000 |
| 系列： | D2Audio™ |
| 類型： | D 類 |
| 輸出類型： | 2 通道（立體聲） |
| 在某負(fù)載時(shí)最大輸出功率 x 通道數(shù)量： | 30W x 2 @ 8 歐姆 |
| 電源電壓： | 9 V ~ 26 V |
| 安裝類型： | 表面貼裝 |
| 供應(yīng)商設(shè)備封裝： | 68-QFN 裸露焊盤（10x10） |
| 封裝/外殼： | 68-VFQFN 裸露焊盤 |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
D2-45057, D2-45157
24
FN6785.0
July 29, 2010
Configuration Setting
The configuration mode is assigned through two pairs of
pin settings. When the D2-45057, D2-45157 device exits
its reset state, the logic status of the PSSYNC/CFG1 and
nERROR/CFG0 pins is latched into internal device
registers. During this initialization time, these pins
operate as logic inputs. After completion of the
initialization and the internal firmware begins executing,
these pins are re-assigned as outputs for their shared
functions, and the internal latched logic state that defines
the configuration mode remains until the device is
powered down or reset again. The OCFG0 and OCFG1 pin
status is not latched; those pins are to remain in their
pull-up or pull-down state.
Selection of one of the four configuration modes is
defined by strapping the configuration pins high or low:
OCFG0 and OCFG1, to define the output power stage
configuration;
and nERROR/CFG0 and PSSYNC/CFG1 pins to define
the amplifier and channel configuration
These four pins are connected to either a high (+3.3V)
level or low (ground = 0) level. Connection should be
through a 10kΩ resistor, and not directly to supply or
ground.
Table 6 shows the audio processing channel
assignment, audio content, and output assignments for
each of the four configuration modes.
Both pairs of configuration setting pins (OCFG0,
OCFG1) and (PSSYNC/CFG1, nERROR/CFG0) must be
used and both must be set to the same configuration
mode.
In modes 2 and 3, the filtering for high and low pass
crossovers is applied to the audio signal flow path,
enabling the appropriate high or low pass content to be
properly filtered for the PWM output channels.
TABLE 5. MULTI-FUNCTION I/O CONTROL PIN ASSIGNMENT AND OPERATION
PIN
NAME
PIN STATE DURING
INITIALIZATION
PIN STATE DURING OPERATION
CONNECTION REFERENCE
I/O
FUNCTION
I/O
FUNCTION
TEMPREF/
SCK
Output SPI Cock Output.
Input Temperature Monitor
Reference. Used for
Temperature Monitoring
Algorithm.
Typical connection is to 49.9kΩ
resistor as temperature monitor
reference. Available for SPI connect
if SPI is used in application.
VOL1/
MISO
Input
or
Output
SPI Master Input or Slave
Output. Function (Master or
Slave) determined by nSS
input state.
Input Volume Control Phase-B
input. Used for Monitoring
Rotary-Encoder Volume
Control.
Typical connection to +3.3V with
10kΩ pull-up resistors, and to 2-bit
volume control encoder.
TEMP1/
MOSI
Output
or
Input
SPI Master Output or Slave
Input. Function (Master or
Slave) determined by nSS
input state.
I/O
Temperature monitor
reference I/O pin. Used for
Temperature Monitoring
Algorithm.
Typical connection is to 100kΩ NTC
resistor as temperature monitor
reference. Available for SPI connect
if SPI is used in application.
nERROR/
CFG0
Input (CFG0) Configuration Mode
Input Select. Uses pull-up or
pull-down to set logic input
level, to define one of 4
amplifier configurations.
Output Active-Low Output Amplifier
Protection and Monitoring
Status Indication.
Connects to +3.3V or to ground with
10 kΩ resistor, to select logic high or
low for setting configuration. Also
connects to input of monitor or
indicator circuit to provide status.
(Referenced as “PSTEMP” on some
reference designs.)
PSSYNC/
CFG1
Input (CFG1) Configuration Mode
Input Select. Uses pull-up or
pull-down to set logic input
level, to define one of 4
amplifier configurations.
Output Sync Output for
Synchronizing On-Board
Power Supply regulator.
Connects to +3.3V or to ground with
10kΩ resistor, to select logic high or
low for setting configuration. Also
connects to clock sync input of
on-board switching regulator.
(Referenced as “PSCURR” on some
reference designs.)
VOL0/
nSS
Input SPI Slave Select.
Input Volume Control Phase-A
input. Used for monitoring
rotary-encoder volume
control.
Typical connection to +3.3V with
10kΩ pull-up resistors, and to 2-bit
volume control encoder.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| D38999/26WB5BN | CONN HSG PLUG 5POS STRGHT SCKT |
| D2-45057-QR-T | IC DGTL AMP PWM CTRLR 68QFN |
| D38999/26WD5BN | CONN HSG PLUG 5POS STRGHT SCKT |
| D38999/24WD97SNLC | CONN HSG RCPT 12POS JAM NUT SCKT |
| VI-B6P-IV-F2 | CONVERTER MOD DC/DC 13.8V 150W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| D245-5 | 制造商:KLEIN TOOLS 功能描述:Plier, Diagonal-Cutting; Tapered; 5-1/16 in.; 11/16 in.; 9/16 in.; 3/8 in.; Red 制造商:Klein Tools Inc 功能描述:TOOLS PLIERS 制造商:KLEIN TOOLS 功能描述:TOOLS, PLIERS; Plier Style:Diagonal Cutting; Jaw Length:18mm; Overall Length:129mm; Features:Tapered nose gets in confined areas; ideal for close-tip cutting; Handle Color:Red ;RoHS Compliant: NA 制造商:Klein Tools Inc 功能描述:Standard Diagonal Cutting Pliers |
| D245-5C | 制造商:Klein Tools Inc 功能描述: |
| D246 | 制造商:PETERMANN 制造商全稱:PETERMANN 功能描述:HIGH RELIABILITY FOR LOW COST |
| D24-6 | 制造商:RICHARD MANNO 功能描述: |
| D24683-000 | 制造商:TE Connectivity 功能描述:Heat Shrink Molded Boot 制造商:TE Connectivity 功能描述:222K121-25-CS-2101-0 - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。