參數(shù)資料
型號(hào)： CYV15G0104TRB-BGXC
廠商： CYPRESS SEMICONDUCTOR CORP
元件分類： 通信及網(wǎng)絡(luò)
英文描述： Independent Clock HOTLink II⑩ Serializer and Reclocking Deserializer
中文描述： SPECIALTY TELECOM CIRCUIT, PBGA256
封裝： 27 X 27 MM, 1.57 MM HEIGHT, LEAD FREE, BGA-256
文件頁(yè)數(shù)： 8/28頁(yè)
文件大?。?/td> 371K
代理商： CYV15G0104TRB-BGXC
CYV15G0104TRB
Document #: 38-02100 Rev. *C
Page 8 of 28
ULCA
LVTTL Input,
internal pull-up
Use Local Clock
. When ULCA is LOW, the RXPLL is forced to lock to TRGCLKA± instead
of the received serial data stream. While ULCA is LOW, the link fault indicator LFIA is
LOW indicating a link fault.
When ULCA is HIGH, the RXPLL performs Clock and Data Recovery functions on the
input data streams. This function is used in applications in which a stable RXCLKA± is
needed. In cases when there is an absence of valid data transitions for a long period of
time, or the high-gain differential serial inputs (INA±) are left floating, there may be brief
frequency excursions of the RXCLKA± outputs from TRGCLKA±.
Serial Rate Select
. The SPDSELA and SPDSELB inputs specify the operating
signaling-rate range of the receive and transmit PLL, respectively.
LOW = 195 – 400 MBd
MID = 400 – 800 MBd
HIGH = 800 – 1500 MBd.
Receive Input Selector
. The INSELA input determines which external serial bit stream
is passed to the receiver’s Clock and Data Recovery circuit. When INSELA is HIGH, the
Primary Differential Serial Data Input, INA1±, is selected for the receive channel. When
INSELA is LOW, the Secondary Differential Serial Data Input, INA2±, is selected for the
receive channel.
Link Fault Indication Output
. LFIA is an output status indicator signal. LFIA is the logical
OR of six internal conditions. LFIA is asserted LOW when any of the following conditions
is true:
Received serial data rate outside expected range
Analog amplitude below expected levels
Transition density lower than expected
Receive channel disabled
ULCA is LOW
Absence of TRGCLKA±.
Device Configuration and Control Bus Signals
WREN
LVTTL input,
asynchronous,
internal pull-up
ADDR[2:0]
LVTTL input
asynchronous,
internal pull-up
by the address location on the ADDR[2:0] bus.
[5]
Table 4
lists the configuration latches
within the device, and the initialization value of the latches upon the assertion of RESET.
Table 5
shows how the latches are mapped in the device.
DATA[6:0]
LVTTL input
asynchronous,
internal pull-up
location on the ADDR[2:0] bus.
[5 ]
Table 4 on page 14
lists the configuration latches within
the device, and the initialization value of the latches upon the assertion of RESET.
Table
5 on page 15
shows how the latches are mapped in the device.
Internal Device Configuration Latches
RXRATEA
Internal Latch
[6]
Receive Clock Rate Select
.
SDASEL[2..1]
A[1:0]
SPDSELA
SPDSELB
3-Level Select
[4]
static control input
INSELA
LVTTL Input,
asynchronous
LFIA
LVTTL Output,
asynchronous
Control Write Enable
. The WREN input writes the values of the DATA[6:0] bus into the
latch specified by the address location on the ADDR[2:0] bus.
[5]
Control Addressing Bus
. The ADDR[2:0] bus is the input address bus used to configure
the device. The WREN input writes the values of the DATA[6:0] bus into the latch specified
Control Data Bus
. The DATA[6:0] bus is the input data bus used to configure the device.
The WREN input writes the values of the DATA[6:0] bus into the latch specified by address
Internal Latch
[6]
Signal Detect Amplitude Select
.
Notes
4. 3-Level Select inputs are used for static configuration. These are ternary inputs that make use of logic levels of LOW, MID, and HIGH. The LOW level is usually
implemented by direct connection to V
(ground). The HIGH level is usually implemented by direct connection to V
CC
(power). The MID level is usually
implemented by not connecting the input (left floating), which allows it to self bias to the proper level.
5. See
“Device Configuration and Control Interface” on page 13
for detailed information on the operation of the Configuration Interface.
6. See
“Device Configuration and Control Interface” on page 13
for detailed information on the internal latches.
Pin Definitions
(continued)
CYV15G0104TRB HOTLink II Serializer and Reclocking Deserializer
Name
I/O Characteristics
Signal Description
[+] Feedback
相關(guān)PDF資料
PDF描述
CYV15G0203TB_07 Independent Clock Dual HOTLink II⑩ Serializer
CYV15G0203TB-BGXC Independent Clock Dual HOTLink II⑩ Serializer
CYV15G0203TB Independent Clock Dual HOTLink II Serializer
CYV15G0203TB-BGC Independent Clock Dual HOTLink II Serializer
CYV15G0204RB Independent Clock Dual HOTLink II⑩ Reclocking Deserializer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CYV15G0201DXB 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Dual-channel HOTLink II⑩ Transceiver
CYV15G0201DXB-BBC 功能描述:電信線路管理 IC Dual Ch Video COM RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
CYV15G0201DXB-BBI 制造商:Cypress Semiconductor 功能描述:
CYV15G0201DXB-BBXC 功能描述:電信線路管理 IC Dual Ch Video COM RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
CYV15G0201DXB-BBXI 功能描述:電信線路管理 IC Dual Ch Video IND RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*