- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380227 > CYV15G0104TRB-BGXC (CYPRESS SEMICONDUCTOR CORP) Independent Clock HOTLink II⑩ Serializer and Reclocking Deserializer PDF資料下載
參數(shù)資料
| 型號： | CYV15G0104TRB-BGXC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | Independent Clock HOTLink II⑩ Serializer and Reclocking Deserializer |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PBGA256 |
| 封裝： | 27 X 27 MM, 1.57 MM HEIGHT, LEAD FREE, BGA-256 |
| 文件頁數(shù)： | 21/28頁 |
| 文件大?。?/td> | 371K |
| 代理商： | CYV15G0104TRB-BGXC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
CYV15G0104TRB
Document #: 38-02100 Rev. *C
Page 21 of 28
t
TREFDS
Transmit Data Set-up Time to
REFCLKB - Full Rate
(TXRATEB = 0, TXCKSELB
=
1)
Transmit Data Set-up Time to
REFCLKB - Half Rate
(TXRATEB = 1, TXCKSELB
=
1)
Transmit Data Hold Time from REFCLKB - Full Rate
(TXRATEB= 0, TXCKSELB
=
1)
Transmit Data Hold Time from REFCLKB - Half Rate
(TXRATEB = 1, TXCKSELB
=
1)
CYV15G0104TRB TRGCLKA Switching Characteristics
Over the Operating Range
f
TRG
TRGCLKA Clock Frequency
t
REFCLK
TRGCLKA Period = 1/f
TRG
t
TRGH
TRGCLKA HIGH Time (TRGRATEA = 1)(Half Rate)
TRGCLKA HIGH Time (TRGRATEA = 0)(Full Rate)
t
TRGL
TRGCLKA LOW Time (TRGRATEA = 1)(Half Rate)
TRGCLKA LOW Time (TRGRATEA = 0)(Full Rate)
t
TRGD[23]
TRGCLKA Duty Cycle
t
TRGR [16, 17, 18]
TRGCLKA Rise Time (20%–80%)
t
TRGF[16, 17, 18]
TRGCLKA Fall Time (20%–80%)
t
TRGRX[24]
TRGCLKA Frequency Referenced to Received Clock Frequency
CYV15G0104TRB Bus Configuration Write Timing Characteristics
Over the Operating Range
t
DATAH
Bus Configuration Data Hold
t
DATAS
Bus Configuration Data Setup
t
WRENP
Bus Configuration WREN Pulse Width
CYV15G0104TRB JTAG Test Clock Characteristics
Over the Operating Range
f
TCLK
JTAG Test Clock Frequency
t
TCLK
JTAG Test Clock Period
CYV15G0104TRB Device RESET Characteristics
Over the Operating Range
t
RST
Device RESET Pulse Width
CYV15G0104TRB Transmitter and Reclocker Serial Output Characteristics
Over the Operating Range
Parameter
Description
t
B
Bit Time
t
RISE[16]
CML Output Rise Time 20
80% (CML Test Load)
2.4
ns
2.3
ns
t
TREFDH
1.0
ns
1.6
ns
19.5
6.6
5.9
2.9
[16]
5.9
2.9
[16]
30
150
51.28
MHz
ns
ns
ns
ns
ns
%
ns
ns
%
70
2
2
–0.15
+0.15
0
10
10
ns
ns
ns
20
MHz
ns
50
30
ns
Condition
Min.
660
50
100
180
50
100
180
Max.
5128
270
500
1000
270
500
1000
Unit
ps
ps
ps
ps
ps
ps
ps
SPDSELx = HIGH
SPDSELx= MID
SPDSELx =LOW
SPDSELx = HIGH
SPDSELx = MID
SPDSELx =LOW
t
FALL[16]
CML Output Fall Time 80
20% (CML Test Load)
CYV15G0104TRB AC Electrical Characteristics
(continued)
Parameter
Description
Min.
Max
Unit
Notes
23.cycle cannot be as large as 30%–70%.
TRGH
and t
TRGL
parameters. This means that at faster character rates the TRGCLKA± duty
24.TRGCLKA± has no phase or frequency relationship with the recovered clock(s) and only acts as a centering reference to reduce clock synchronization time.
TRGCLKA± must be within
±
1500 PPM (
±
0.15%) of the transmitter PLL reference (REFCLK±) frequency. Although transmitting to a HOTLink II receiver channel
necessitates the frequency difference between the transmitter and receiver reference clocks to be within ±1500-PPM, the stability of the crystal needs to be
within the limits specified by the appropriate standard when transmitting to a remote receiver that is compliant to that standard.
[+] Feedback
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CYV15G0203TB_07 | Independent Clock Dual HOTLink II⑩ Serializer |
| CYV15G0203TB-BGXC | Independent Clock Dual HOTLink II⑩ Serializer |
| CYV15G0203TB | Independent Clock Dual HOTLink II Serializer |
| CYV15G0203TB-BGC | Independent Clock Dual HOTLink II Serializer |
| CYV15G0204RB | Independent Clock Dual HOTLink II⑩ Reclocking Deserializer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CYV15G0201DXB | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Dual-channel HOTLink II⑩ Transceiver |
| CYV15G0201DXB-BBC | 功能描述:電信線路管理 IC Dual Ch Video COM RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| CYV15G0201DXB-BBI | 制造商:Cypress Semiconductor 功能描述: |
| CYV15G0201DXB-BBXC | 功能描述:電信線路管理 IC Dual Ch Video COM RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| CYV15G0201DXB-BBXI | 功能描述:電信線路管理 IC Dual Ch Video IND RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。