- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379101 > CYP15G0403DXB-BGXI (CYPRESS SEMICONDUCTOR CORP) Independent Clock Quad HOTLink II⑩ Transceiver PDF資料下載
參數(shù)資料
| 型號： | CYP15G0403DXB-BGXI |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | 通信及網(wǎng)絡 |
| 英文描述： | Independent Clock Quad HOTLink II⑩ Transceiver |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PBGA256 |
| 封裝： | 27 X 27 MM, 1.57 MM HEIGHT, LEAD FREE, BGA-256 |
| 文件頁數(shù)： | 29/45頁 |
| 文件大小： | 517K |
| 代理商： | CYP15G0403DXB-BGXI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁
CYP15G0403DXB
CYV15G0403DXB
CYW15G0403DXB
Document #: 38-02065 Rev. *F
Page 29 of 45
CYP(V)(W)15G0403DXB AC Electrical Characteristics
Parameter
CYP(V)(W)15G0403DXB Transmitter LVTTL Switching Characteristics
Over the Operating Range
f
TS
TXCLKx Clock Cycle Frequency
t
TXCLK
TXCLKx Period=1/f
TS
t
TXCLKH[20]
TXCLKx HIGH Time
t
TXCLKL[20]
TXCLKx LOW Time
t
TXCLKR [20, 21, 22, 23]
TXCLKx Rise Time
t
TXCLKF [20, 21, 22, 23]
TXCLKx Fall Time
t
TXDS
Transmit Data Set-up Time to
TXCLKx
↑
(TXCKSELx
≠
0)
t
TXDH
Transmit Data Hold Time from TXCLKx
↑
(TXCKSELx
≠
0)
f
TOS
TXCLKOx Clock Frequency = 1x or 2x REFCLKx Frequency
t
TXCLKO
TXCLKOx Period=1/f
TOS
t
TXCLKOD
TXCLKO Duty Cycle centered at 60% HIGH time
CYP(V)(W)15G0403DXB Receiver LVTTL Switching Characteristics
Over the Operating Range
f
RS
RXCLKx± Clock Output Frequency
t
RXCLKP
RXCLKx± Period = 1/f
RS
t
RXCLKD
RXCLKx± Duty Cycle Centered at 50% (Full Rate and Half Rate when
RXCKSELx = 0)
t
RXCLKR [20]
RXCLKx± Rise Time
t
RXCLKF [20]
RXCLKx± Fall Time
t
RXDv–[24]
Status and Data Valid Time to RXCLKx± (RXRATEx = 0, RXCKSELx =
0) (Full Rate)
Status and Data Valid Time to RXCLKx± (RXRATEx = 1, RXCKSELx =
0) (Half Rate)
t
RXDv+[24]
Status and Data Valid Time to RXCLKx± (RXRATEx = 0, RXCKSELx =
0) (Full Rate)
Status and Data Valid Time to RXCLKx± (RXRATEx = 1, RXCKSELx =0)
(Half Rate)
CYP(V)(W)15G0403DXB REFCLKx Switching Characteristics
Over the Operating Range
f
REF
REFCLKx Clock Frequency
t
REFCLK
REFCLKx Period = 1/f
REF
t
REFH
REFCLKx HIGH Time (TXRATEx = 1)(Half Rate)
REFCLKx HIGH Time (TXRATEx = 0)(Full Rate)
t
REFL
REFCLKx LOW Time (TXRATEx = 1)(Half Rate)
REFCLKx LOW Time (TXRATEx = 0)(Full Rate)
t
REFD[27]
REFCLKx Duty Cycle
t
REFR [20, 21, 22, 23]
REFCLKx Rise Time (20%–80%)
Notes
18.This parameter is 154 MHz for CYW15G0403DXB.
19.This parameter is 6.49 ns for CYW15G0403DXB.
20.Tested initially and after any design or process changes that may affect these parameters, but not 100% tested.
21.The ratio of rise time to falling time must not vary by greater than 2:1.
22.For a given operating frequency, neither rise or fall specification can be greater than 20% of the clock-cycle period or the data sheet maximum time.
23.All transmit AC timing parameters measured with 1 ns typical rise time and fall time.
24.Parallel data output specifications are only valid if all outputs are loaded with similar DC and AC loads.
25.Receiver UI (Unit Interval) is calculated as 1/(f
*20) (when TXRATEx = 1) or 1/(f
* 10) (when TXRATEx = 0). In an operating link this is equivalent to t
B
.
26.If REFCLKx is selected as receive interface clock (RXCKSELx=1), then this parameter has to be greater than or equal to 6.3 ns.
27.cycle cannot be as large as 30%–70%.
REFH
and t
REFL
parameters. This means that at faster character rates the REFCLKx± duty
Description
Min.
Max
Unit
19.5
6.66
[19]
2.2
2.2
0.2
0.2
2.2
1.0
19.5
6.66
[19]
–1.9
150
[18]
51.28
MHz
ns
ns
ns
ns
ns
ns
ns
MHz
ns
ns
1.7
1.7
150
[18]
51.28
0
9.75
6.66
[19]
–1.0
150
[18]
102.56
+1.0
MHz
ns
ns
0.3
0.3
1.2
1.2
ns
ns
ns
5UI – 2.0
[25]
5UI – 1.3
[25]
ns
5UI–1.8
[25]
ns
5UI – 2.6
[25]
ns
19.5
6.66
[19]
5.9
[26]
2.9
[20]
5.9
[26]
2.9
[20]
30
150
[18]
51.28
MHz
ns
ns
ns
ns
ns
%
ns
70
2
[+] Feedback
相關PDF資料 |
PDF描述 |
|---|---|
| CYV15G0403DXB-BGC | Independent Clock Quad HOTLink II⑩ Transceiver |
| CYV15G0403DXB-BGI | Independent Clock Quad HOTLink II⑩ Transceiver |
| CYV15G0403DXB-BGXC | Independent Clock Quad HOTLink II⑩ Transceiver |
| CYV15G0403DXB-BGXI | Independent Clock Quad HOTLink II⑩ Transceiver |
| CYW15G0403DXB-BGC | Independent Clock Quad HOTLink II⑩ Transceiver |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CYP15G04K100V1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Physical Layer Devices |
| CYP7C1048AC | 制造商:Cypress Semiconductor 功能描述: |
| CYPCY2305SXC1H | 制造商:Cypress Semiconductor 功能描述: |
| CYPD1103-35FNXIT | 功能描述:IC MCU 32BIT 32KB FLASH 35WLCSP 制造商:cypress semiconductor corp 系列:EZ-PD? CCG1 包裝:剪切帶（CT） 零件狀態(tài):停產(chǎn) 應用:USB Type C 核心處理器:ARM? Cortex?-M0 程序存儲器類型:閃存（32 kB） 控制器系列:- RAM 容量:4K x 8 接口:I2C，SPI，UART/USART，USB I/O 數(shù):31 電壓 - 電源:1.71 V ~ 5.5 V 工作溫度:-40°C ~ 85°C（TA） 安裝類型:* 封裝/外殼:35-UFBGA，WLCSP 供應商器件封裝:35-WLCSP（3.23x2.10） 標準包裝:1 |
| CYPD1121-40LQXI | 功能描述:IC MCU 32BIT 32KB FLASH 40QFN 制造商:cypress semiconductor corp 系列:EZ-PD? CCG1 包裝:托盤 零件狀態(tài):有效 應用:USB Type C 核心處理器:ARM? Cortex?-M0 程序存儲器類型:閃存（32 kB） 控制器系列:- RAM 容量:4K x 8 接口:I2C，SPI，UART/USART，USB I/O 數(shù):34 電壓 - 電源:1.71 V ~ 5.5 V 工作溫度:-40°C ~ 85°C（TA） 安裝類型:* 封裝/外殼:40-UFQFN 裸露焊盤 供應商器件封裝:40-QFN（6x6） 標準包裝:490 |
發(fā)布緊急采購，3分鐘左右您將得到回復。