- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379101 > CYP15G0403DXB-BGXI (CYPRESS SEMICONDUCTOR CORP) Independent Clock Quad HOTLink II⑩ Transceiver PDF資料下載
參數(shù)資料
| 型號： | CYP15G0403DXB-BGXI |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | Independent Clock Quad HOTLink II⑩ Transceiver |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PBGA256 |
| 封裝： | 27 X 27 MM, 1.57 MM HEIGHT, LEAD FREE, BGA-256 |
| 文件頁數(shù)： | 23/45頁 |
| 文件大?。?/td> | 517K |
| 代理商： | CYP15G0403DXB-BGXI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁
CYP15G0403DXB
CYV15G0403DXB
CYW15G0403DXB
Document #: 38-02065 Rev. *F
Page 23 of 45
Device Configuration Strategy
The following is a series of ordered events needed to load the
configuration latches on a per channel basis:
1. Pulse RESET Low after device power-up. This operation
resets all four channels. Initialize the JTAG state machine
to its reset state as detailed in
“JTAG Support” on page 24
.
2. Set the static receiver latch bank for the target channel. May
be performed using a global operation, if the application
permits it. [Optional step if the default settings match the
desired configuration.]
3. Set the static transmitter latch bank for the target channel.
May be performed using a global operation, if the appli-
cation permits it. [Optional step if the default settings match
the desired configuration.]
4. Set the dynamic bank of latches for the target channel.
Enable the Receive PLLs and transmit channels. May be
performed using a global operation, if the application
permits it. [Required step.]
5. Reset the Phase Alignment Buffer for the target channel.
May be performed using a global operation, if the appli-
cation permits it. [Optional if phase align buffer is
bypassed.]
When a receive channel is configured with the decoder
bypassed and the receive clock selected as recovered clock
in half-rate mode (DECBYPx = 0, RXRATEx = 1, RXCKSELx
= 0), the channel cannot be dynamically reconfigured to
enable the decoder with RXCLKx selected as the REFCLKx
(DECBYPx = 1, RXCKSELx = 1). If such a change is desired,
a global reset should be performed and all channels should be
reconfigured to the desired settings.
GLEN[11..0]
Global Enable
. The initialization value of the GLENx latch = 1. The GLENx is used to reconfigure several
channels simultaneously in applications where several channels may have the same configuration. When
GLENx = 1 for a given address, that address is allowed to participate in a global configuration. When GLENx
= 0 for a given address, that address is disabled from participating in a global configuration.
Force Global Enable
. The initialization value of the FGLENx latch is NA. The FGLENx latch forces a GLobal
ENable no matter what the setting is on the GLENx latch. If FGLENx = 1 for the associated Global channel,
FGLEN forces the global update of the target latch banks.
FGLEN[2..0]
Table 9. Device Configuration and Control Latch Descriptions
(continued)
Name
Signal Description
[+] Feedback
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CYV15G0403DXB-BGC | Independent Clock Quad HOTLink II⑩ Transceiver |
| CYV15G0403DXB-BGI | Independent Clock Quad HOTLink II⑩ Transceiver |
| CYV15G0403DXB-BGXC | Independent Clock Quad HOTLink II⑩ Transceiver |
| CYV15G0403DXB-BGXI | Independent Clock Quad HOTLink II⑩ Transceiver |
| CYW15G0403DXB-BGC | Independent Clock Quad HOTLink II⑩ Transceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CYP15G04K100V1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Physical Layer Devices |
| CYP7C1048AC | 制造商:Cypress Semiconductor 功能描述: |
| CYPCY2305SXC1H | 制造商:Cypress Semiconductor 功能描述: |
| CYPD1103-35FNXIT | 功能描述:IC MCU 32BIT 32KB FLASH 35WLCSP 制造商:cypress semiconductor corp 系列:EZ-PD? CCG1 包裝:剪切帶（CT） 零件狀態(tài):停產(chǎn) 應(yīng)用:USB Type C 核心處理器:ARM? Cortex?-M0 程序存儲器類型:閃存（32 kB） 控制器系列:- RAM 容量:4K x 8 接口:I2C，SPI，UART/USART，USB I/O 數(shù):31 電壓 - 電源:1.71 V ~ 5.5 V 工作溫度:-40°C ~ 85°C（TA） 安裝類型:* 封裝/外殼:35-UFBGA，WLCSP 供應(yīng)商器件封裝:35-WLCSP（3.23x2.10） 標(biāo)準(zhǔn)包裝:1 |
| CYPD1121-40LQXI | 功能描述:IC MCU 32BIT 32KB FLASH 40QFN 制造商:cypress semiconductor corp 系列:EZ-PD? CCG1 包裝:托盤 零件狀態(tài):有效 應(yīng)用:USB Type C 核心處理器:ARM? Cortex?-M0 程序存儲器類型:閃存（32 kB） 控制器系列:- RAM 容量:4K x 8 接口:I2C，SPI，UART/USART，USB I/O 數(shù):34 電壓 - 電源:1.71 V ~ 5.5 V 工作溫度:-40°C ~ 85°C（TA） 安裝類型:* 封裝/外殼:40-UFQFN 裸露焊盤 供應(yīng)商器件封裝:40-QFN（6x6） 標(biāo)準(zhǔn)包裝:490 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。