
PRELIMINARY
Quad HOTLink II Transceiver
CYP15G0401DXA
Cypress Semiconductor Corporation
Document #: 38-02002 Rev. *B
3901 North First Street
San Jose
CA 95134
408-943-2600
Revised July 10, 2001
Features
2
nd
generation HOTLink technology
Fibre Channel and Gigabit Ethernet compliant 8B/10B-
coded or 10-bit unencoded
8-bit encoded data transport
10-bit unencoded data transport
Selectable parity check/generate
Selectable multi-channel bonding options
—Four 8-bit channels
—Two 16-bit channels
—One 32-bit channel
—N x 32-bit channel support (inter-chip)
Selectable input clocking options
Selectable output clocking options
MultiFrame receive framer provides alignment to
—Bit, byte, half-word, word, multi-word
—COMMA or Full K28.5 detect
—Single or Multi-byte framer for byte alignment
—Low-latency option
Skew alignment support for multiple bytes of offset
Synchronous LVTTL parallel input interface
Synchronous LVTTL parallel output interface
200-to-1500 MBaud serial signaling rate
Internal PLLs with
no
external PLL components
Dual differential PECL-compatible serial inputs per
channel
Dual differential PECL-compatible serial outputs per
channel
—Source matched for 50
transmission lines
—No external bias resistors required
—Signaling-rate controlled edge-rates
Compatible with
—fiber-optic modules
—copper cables
—circuit board traces
JTAG boundary scan
Built-In Self-Test (BIST) for at-speed link testing
Per-channel Link Quality Indicator
—Analog signal detect
—Digital signal detect
—Frequency range detect
Low Power (2.8W typical)
—Single +3.3V V
CC
supply
256-ball Thermally Enhanced BGA
0.25
μ
BiCMOS technology
Functional Description
The CYP15G0401DXA Quad HOTLink II
Transceiver is a
point-to-point or point-to-multipoint communications building
block allowing the transfer of data over high-speed serial links
(optical fiber, balanced, and unbalanced copper transmission
lines) at signaling speeds ranging from 200-to-1500 MBaud
per serial link. The multiple channels in each device may be
combined to allow transport of wide buses across significant
distances with minimal concern for offsets in clock phase or
link delay.
Each transmit channel accepts parallel characters in an Input
Register, encodes each character for transport, and converts
it to serial data. Each receive channel accepts serial data and
converts it to parallel data, decodes the data into characters,
and presents these characters to an output register.
Figure 1
illustrates typical connections between independent host sys-
tems and corresponding CYP15G0401DXA parts. As a sec-
ond-generation HOTLink device, the CYP15G0401DXA ex-
tends the HOTLink family with enhanced levels of integration
and faster data rates, while maintaining serial-link compatibility
(data, command, and BIST) with other HOTLink devices.
Figure 1. HOTLink II
System Connections
S
Serial Links
C
10
10
10
10
10
10
10
10
S
C
10
10
10
10
10
10
10
10
Serial Links
Serial Links
Serial Links
Backplane or
Cabled
Connections