參數(shù)資料
型號： CYD09S36V
廠商： Cypress Semiconductor Corp.
英文描述： FLEx36TM 3.3V 32K/64K/128K/256K/512 x 36 Synchronous Dual-Port RAM(FLEx36TM 3.3V 32K/64K/128K/256K/512 x 36同步雙端口RAM)
中文描述： FLEx36TM 3.3 32K/64K/128K/256K/512 × 36同步雙口RAM（FLEx36TM 3.3 32K/64K/128K/256K/512 × 36同步雙端口RAM）的
文件頁數(shù)： 17/28頁
文件大?。?/td> 608K
代理商： CYD09S36V
CYD01S36V
CYD02S36V/CYD04S36V
CYD09S36V/CYD18S36V
Document #: 38-06076 Rev. *E
Page 17 of 28
Bank Select Read
[37, 38]
Read-to-Write-to-Read (OE = LOW)
[36, 39, 40, 41, 42]
Notes:
37.In this depth-expansion example, B1 represents Bank #1 and B2 is Bank #2; each bank consists of one Cypress FLEx36 device from this data sheet. ADDRESS
(B1)
= ADDRESS
(B2)
.
38. ADS = CNTEN= BE0 – BE3 = OE = LOW; MRST = CNTRST = CNT/MSK = HIGH.
39.Output state (HIGH, LOW, or high-impedance) is determined by the previous cycle control signals.
40.During “No Operation,” data in memory at the selected address may be corrupted and should be rewritten to ensure data integrity.
41. CE
0
= OE = BE0 – BE3 = LOW; CE
1
= R/W = CNTRST = MRST = HIGH.
42.CE
= BE0 – BE3 = R/W = LOW; CE
= CNTRST = MRST = CNT/MSK = HIGH. When R/W first switches low, since OE = LOW, the Write operation cannot be
completed (labelled as no operation). One clock cycle is required to three-state the I/O for the Write operation on the next rising edge of CLK.
Switching Waveforms
(continued)
Q
3
Q
1
Q
0
Q
2
A
0
A
1
A
2
A
3
A
4
A
5
Q
4
A
0
A
1
A
2
A
3
A
4
A
5
t
SA
t
HA
t
SC
t
HC
t
SA
t
HA
t
SC
t
HC
t
SC
t
HC
t
SC
t
HC
t
CKHZ
t
DC
t
DC
t
CD2
t
CKLZ
t
CD2
t
CD2
t
CKHZ
t
CKLZ
t
CD2
t
CKHZ
t
CKLZ
t
CD2
t
CH2
t
CL2
t
CYC2
CLK
ADDRESS
(B1)
CE
(B1)
DATA
OUT(B2)
DATA
OUT(B1)
ADDRESS
(B2)
CE
(B2)
t
CYC2
t
CL2
t
CH2
t
HC
t
SC
t
HW
t
SW
t
HA
t
SA
t
HW
t
SW
t
CD2
t
DC
t
SD
t
HD
WRITE
CLK
CE
R/W
ADDRESS
DATA
IN
DATA
OUT
A
n
A
n+1
A
n+2
A
n+2
D
n+2
A
n+2
A
n+3
Q
n
t
CKHZ
NO OPERATION
READ
相關(guān)PDF資料
PDF描述
CYD18S72V18 FullFlex Synchronous SDR Dual-Port SRAM(FullFlex同步SDR雙端口SRAM)
CYD04S72V18 FullFlex Synchronous SDR Dual-Port SRAM(FullFlex同步SDR雙端口SRAM)
CYD36S72V18 FullFlex Synchronous SDR Dual-Port SRAM(FullFlex同步SDR雙端口SRAM)
CYD09S72V18 FullFlex Synchronous SDR Dual-Port SRAM(FullFlex同步SDR雙端口SRAM)
CYD36S18V18 FullFlex Synchronous SDR Dual-Port SRAM(FullFlex同步SDR雙端口SRAM)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CYD09S36V-133BBC 制造商:Rochester Electronics LLC 功能描述:3.3V, 256K X 36 SYNCH DUAL-PORT SRAM (FLEX36 9M) - Bulk
CYD09S36V-133BBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:FLEx36 3.3V 32K/64K/128K/256K/512 x 36 Synchronous Dual-Port RAM
CYD09S36V-167BBC 制造商:Rochester Electronics LLC 功能描述:3.3V, 256K X 36 SYNCH DUAL-PORT SRAM (FLEX36 9M) - Bulk
CYD09S36V18 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:18-Mb/9-Mb/4-Mb x36/x18 FullFlex⑩ Dual-Ports
CYD09S36V18-167BBXC 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 9MB (256Kx36) 1.8v 167MHz Sync 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*