- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379097 > CY8C22113 (Cypress Semiconductor Corp.) PSoC Mixed Signal Array PDF資料下載
參數(shù)資料
| 型號(hào)： | CY8C22113 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | PSoC Mixed Signal Array |
| 中文描述： | PSoC混合信號(hào)陣列 |
| 文件頁數(shù)： | 265/304頁 |
| 文件大?。?/td> | 2956K |
| 代理商： | CY8C22113 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁當(dāng)前第265頁第266頁第267頁第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁第276頁第277頁第278頁第279頁第280頁第281頁第282頁第283頁第284頁第285頁第286頁第287頁第288頁第289頁第290頁第291頁第292頁第293頁第294頁第295頁第296頁第297頁第298頁第299頁第300頁第301頁第302頁第303頁第304頁
December 22, 2003
Document No. 38-12009 Rev. *D
265
CY8C22xxx Preliminary Data Sheet
26. I2C
26.3
Register Definitions
The I2C block contains four registers, all of which reside in
User IO space: Configuration Register (I2C_CFG), Status
and Control Register (I2C_SCR), Master Status and Control
Register (I2C_MSCR), and Data Register (I2C_DR).
The Configuration register is used to set the basic operating
modes, baud rate, and selection of interrupts. The Status
and Control register is used by both Master and Slave to
control the flow of data bytes and to keep track of the bus
state during a transfer. Data and address bytes are written
to and read from the Data Register. The Master Status and
Control register implements I2C framing controls and pro-
vides Bus Busy status.
26.3.1
I2C_CFG Register
This register is the I2C configuration register and contains
the configuration bits for both Master and Slave mode oper-
ation. These bits control baud rate selection and optional
interrupts. These values are typically set once for a given
configuration. The bits in this register are all R/W.
Bit 7: Reserved.
Bit 6: PSelect.
With the default value of zero, the I2C pins
are P1[7] for clock and P1[5] for data. When this bit is set,
the pins for I2C switch to P1[1] for clock and P1[0] for data.
This bit may not be changed while either the Enable Master
or Enable Slave bits are set. However, the PSelect bit may
be set at the same time as the enable bits. The two sets of
pins I2C may be used on are not equivalent. The default set,
P1[7] and P1[5], are the preferred set. The alternate set,
P1[1] and P1[0], are provided so that I2C may be used with
8-pin PSoC parts.
If In-circuit System Serial Programming (ISSP) is to be used
and the alternate I2C pin set is also used, it is necessary to
take into account the interaction between the PSoC Test
Controller and the I2C bus. The interface requirements for
ISSP should be reviewed to ensure that they are not vio-
lated.
Even if ISSP is not going to be used, pins P1[1] and P1[0]
will respond differently to a POR or XRES event than other
IO pins. After an XRES, event both pins will be pulled down
to the ground by going into the resistive zero drive mode
before reaching the High-Z drive mode. After a POR event,
P1[0] will drive out a one, then go to the resistive zero state
for some time, and finally reach the High-Z drive mode state.
After POR, P1[1] will go into a resistive zero state for a while
before going to the High-Z drive mode.
Another issue with selecting the alternate I2C pins set is that
these pins are also the crystal pins. Therefore, a crystal may
not be used when the alternate I2C pin set is selected.
Bit 5: Bus Error IE (Interrupt Enable).
This bit controls
whether the detection of a Bus Error will generate an inter-
rupt. A Bus Error is typically a misplaced Start or Stop. See
the Bus Error status bit description for a definition.
This is an important interrupt with regards to Master opera-
tion. When there is a misplaced Start or Stop on the I2C bus
all Slave devices (including this device, if Slave mode is
enabled) will reset the bus interface and synchronize to this
signal. However, when the hardware detects a Bus Error in
Master mode operation, the device will release the bus and
transition to an idle state. In this case, a Master operation in
progress will never have any further status or interrupts
associated with it and therefore the Master may not be able
to determine the status of that transaction. An immediate
bus error interrupt will inform the Master that this transfer did
not succeed.
Bit 4: Stop IE (Interrupt Enable).
When this bit is set, a
Master or Slave can interrupt on Stop detection. The status
bit associated with this interrupt is the Stop Status bit in the
Slave Status and Control register. When the Stop Status bit
transitions from ‘0’ to ‘1’, the interrupt is generated. It is
important to note that the Stop Status bit is not automatically
cleared. Therefore, if it is already set, no new interrupts will
be generated until it is cleared by firmware and a subse-
quent Stop condition is generated.
Bits 3 and 2: Clock Rate.
The Clock Rate bits offer a
selection of four sampling and bit rates. All block clocking is
based on the SYSCLK input, which is nominally 24 MHz.
The sampling rate and the baud rate are determined as fol-
lows:
Sample Rate = SYSCLK/Pre-scale Factor
I
Baud Rate = 1/(Sample Rate X Samples per Bit)
I
Table 26-2. I2C_CFG Configuration Register
Bit
0
Access
R/W
Description
Enable Slave
‘0’ = Disabled
‘1’ = Enabled
Enable Master
‘0’ = Disabled
‘1’ = Enabled
Clock Rate
00 = 100K, Standard Mode
01 = 400K Fast Mode
10 = 50K Standard Mode
11 = Reserved
Stop IE
Stop interrupt enable.
0 = Disabled.
1 = Enabled. An interrupt is generated on
the detection of a Stop Condition.
Bus Error IE
Stop interrupt enable.
0 = Disabled.
1 = Enabled. An interrupt is generated on
the detection of a Bus Error.
I2C Pin Select
0 = P1[7], P1[5]
1 = P1[1], P1[0]
Mode
Master/
Slave
1
R/W
Master/
Slave
3:2
R/W
Master/
Slave
4
R/W
Master
Only
5
R/W
Master/
Slave
6
R/W
Master/
Slave
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY8C22113-24PI | PSoC Mixed Signal Array |
| CY8C22113-24SI | PSoC Mixed Signal Array |
| CY8C22213 | PSoC Mixed Signal Array |
| CY8C22213-24LFI | PSoC Mixed Signal Array |
| CY8C22213-24PI | PSoC Mixed Signal Array |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY8C22113_04 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:PSoC⑩ Mixed Signal Array |
| CY8C22113-24PI | 功能描述:IC MCU 2K FLASH 256B 8-DIP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:PSOC®1 CY8C22xxx 標(biāo)準(zhǔn)包裝:60 系列:BlueStreak ; LH7 核心處理器:ARM7 芯體尺寸:32-位 速度:84MHz 連通性:EBI/EMI，SPI，SSI，SSP，UART/USART 外圍設(shè)備:欠壓檢測(cè)/復(fù)位，DMA，LCD，POR，PWM，WDT 輸入/輸出數(shù):76 程序存儲(chǔ)器容量:- 程序存儲(chǔ)器類型:ROMless EEPROM 大小:- RAM 容量:32K x 8 電壓 - 電源 (Vcc/Vdd):1.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:144-LQFP 包裝:托盤 |
| CY8C22113-24SI | 功能描述:IC MCU 2K FLASH 256B 8-SOIC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:PSOC®1 CY8C22xxx 標(biāo)準(zhǔn)包裝:60 系列:BlueStreak ; LH7 核心處理器:ARM7 芯體尺寸:32-位 速度:84MHz 連通性:EBI/EMI，SPI，SSI，SSP，UART/USART 外圍設(shè)備:欠壓檢測(cè)/復(fù)位，DMA，LCD，POR，PWM，WDT 輸入/輸出數(shù):76 程序存儲(chǔ)器容量:- 程序存儲(chǔ)器類型:ROMless EEPROM 大小:- RAM 容量:32K x 8 電壓 - 電源 (Vcc/Vdd):1.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:144-LQFP 包裝:托盤 |
| CY8C22113-24SIT | 功能描述:IC MCU 2K FLASH 256B 8-SOIC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:PSOC®1 CY8C22xxx 標(biāo)準(zhǔn)包裝:60 系列:BlueStreak ; LH7 核心處理器:ARM7 芯體尺寸:32-位 速度:84MHz 連通性:EBI/EMI，SPI，SSI，SSP，UART/USART 外圍設(shè)備:欠壓檢測(cè)/復(fù)位，DMA，LCD，POR，PWM，WDT 輸入/輸出數(shù):76 程序存儲(chǔ)器容量:- 程序存儲(chǔ)器類型:ROMless EEPROM 大小:- RAM 容量:32K x 8 電壓 - 電源 (Vcc/Vdd):1.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:144-LQFP 包裝:托盤 |
| CY8C22213 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:PSoC⑩ Mixed Signal Array |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。