- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378513 > CY7C64013C (Cypress Semiconductor Corp.) Full-Speed USB (12-Mbps)(全速USB(12-Mbps)) PDF資料下載
參數(shù)資料
| 型號： | CY7C64013C |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | Full-Speed USB (12-Mbps)(全速USB(12-Mbps)) |
| 中文描述： | 全速USB（12 Mbps）的（全速的USB（12 Mbps）的） |
| 文件頁數(shù)： | 35/51頁 |
| 文件大小： | 2601K |
| 代理商： | CY7C64013C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當(dāng)前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁
CY7C64013C
CY7C64113C
Document #: 38-08001 Rev. *B
Page 35 of 51
Bits[6..0] :Device Address
Firmware writes this bits during the USB enumeration process to the non-zero address assigned by the USB host.
:Device Address Enable
Must be set by firmware before the SIE can respond to USB traffic to the Device Address.
Bit 7 (Device Address Enable) in the USB Device Address Register must be set by firmware before the SIE can respond to USB
traffic to this address. The Device Addresses in bits [6:0] are set by firmware during the USB enumeration process to the non-
zero address assigned by the USB host.
Bit 7
18.2
The CY7C64x13C controller supports one USB device address and five endpoints for communication with the host. The config-
uration of these endpoints, and associated FIFOs, is controlled by bits [7,6] of the USB Status and Control Register (0x1F). Bit 7
controls the size of the endpoints and bit 6 controls the number of endpoints. These configuration options are detailed in
Table
18-1
. The “unused” FIFO areas in the following table can be used by the firmware as additional user RAM space.
USB Device Endpoints
When the SIE writes data to a FIFO, the internal data bus is driven by the SIE; not the CPU. This causes a short delay in the
CPU operation. The delay is three clock cycles per byte. For example, an 8-byte data write by the SIE to the FIFO generates a
delay of 2 μs (3 cycles/byte * 83.33 ns/cycle * 8 bytes).
18.3
All USB devices are required to have a Control Endpoint 0 (EPA0) that is used to initialize and control each USB address. Endpoint
0 provides access to the device configuration information and allows generic USB status and control accesses. Endpoint 0 is
bidirectional to both receive and transmit data. The other endpoints are unidirectional, but selectable by the user as IN or OUT
endpoints.
The endpoint mode register is cleared during reset. The endpoint zero EPA0 mode register uses the format shown in
Figure 18-2
.
USB Control Endpoint Mode Register
USB Device Endpoint Zero Mode
Bit #
1
ADDRESSES
0x12)
Bits[3..0] : Mode
These sets the mode which control how the control endpoint responds to traffic.
Bit 4 :
ACK
This bit is set whenever the SIE engages in a transaction to the register’s endpoint that completes with an ACK packet.
Bit 5: Endpoint 0 OUT Received
1= Token received is an OUT token. 0= Token received is not an OUT token. This bit is set by the SIE to report the type of
token received by the corresponding device address is an OUT token. The bit must be cleared by firmware as part of the
USB processing.
Table 18-1. Memory Allocation for Endpoints
USB Status And Control Register (0x1F) Bits [7, 6]
[1,0]
Start
Address
Size
unused
0xA8
8
unused
0xB0
8
EPA0
0xB8
8
EPA1
0xC0
32
EPA2
0xE0
32
[0,0]
Start
Address
0xD8
0xE0
0xE8
0xF0
0xF8
[0,1]
Start
Address
0xD8
0xE0
0xE8
0xF0
0xF8
[1,1]
Start
Address
0xB0
0xA8
0xB8
0xC0
0xE0
Label
unused
unused
EPA2
EPA1
EPA0
Size
8
8
8
8
8
Label
Label
EPA4
EPA3
EPA2
EPA1
EPA0
Size
8
8
8
8
8
Label
EPA4
EPA3
EPA0
EPA1
EPA2
Size
8
8
8
32
32
7
6
5
4
3
2
0
Bit Name
Endpoint 0 SETUP
Received
Endpoint 0 IN
Received
Endpoint 0 OUT
Received
ACK
Mode Bit 3
Mode Bit 2
Mode Bit 1
Mode Bit 0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Reset
0
0
0
0
0
0
0
0
Figure 18-2. USB Device Endpoint Zero Mode Registers
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C64113C | Full-Speed USB (12-Mbps)(全速USB(12-Mbps)) |
| CY7C64013 | Full-Speed USB (12 Mbps) Function(全速 USB (12 Mbps)性能) |
| CY7C64113 | Full-Speed USB (12 Mbps) Function(全速 USB (12 Mbps)性能) |
| CY7C64713 | EZ-USB FX1 USB Microcontroller Full-speed USB Peripheral Controller(EZ-USB FX1 USB微控制器，全速USB外設(shè)控制器) |
| CY7C64714 | EZ-USB FX1 USB Microcontroller Full-speed USB Peripheral Controller(EZ-USB FX1 USB微控制器，全速USB外設(shè)控制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C64013C-PXC | 功能描述:IC MCU 8K FULL SPEED USB 28DIP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器 - 特定應(yīng)用 系列:M8™ 產(chǎn)品變化通告:Product Discontinuation 26/Aug/2009 標(biāo)準(zhǔn)包裝:250 系列:- 應(yīng)用:網(wǎng)絡(luò)處理器 核心處理器:4Kc 程序存儲器類型:- 控制器系列:- RAM 容量:16K x 8 接口:以太網(wǎng)，UART，USB 輸入/輸出數(shù):- 電源電壓:1.8V, 3.3V 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:208-LQFP 包裝:帶卷 (TR) 供應(yīng)商設(shè)備封裝:PG-LQFP-208 其它名稱:SP000314382 |
| CY7C64013C-SXC | 功能描述:8位微控制器 -MCU Full Spd USB 12-Mbps Function RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| CY7C64013C-SXCT | 功能描述:8位微控制器 -MCU Full Spd USB 12-Mbps Function RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| CY7C64013-SC | 功能描述:IC MCU 8K FULL SPEED USB 28SOIC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器 - 特定應(yīng)用 系列:M8™ 產(chǎn)品變化通告:Product Discontinuation 26/Aug/2009 標(biāo)準(zhǔn)包裝:250 系列:- 應(yīng)用:網(wǎng)絡(luò)處理器 核心處理器:4Kc 程序存儲器類型:- 控制器系列:- RAM 容量:16K x 8 接口:以太網(wǎng)，UART，USB 輸入/輸出數(shù):- 電源電壓:1.8V, 3.3V 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:208-LQFP 包裝:帶卷 (TR) 供應(yīng)商設(shè)備封裝:PG-LQFP-208 其它名稱:SP000314382 |
| CY7C64013-SXC | 制造商:Cypress Semiconductor 功能描述:8BIT MCU USB SMD 64013 SOIC28 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。