- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379094 > CY7C43623 (Cypress Semiconductor Corp.) 256 x36 Unidirectional Synchronous FIFO w/ Bus Matching(256 x36 單向同步先進先出帶總線匹配) PDF資料下載
參數(shù)資料
| 型號： | CY7C43623 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 256 x36 Unidirectional Synchronous FIFO w/ Bus Matching(256 x36 單向同步先進先出帶總線匹配) |
| 中文描述： | 256 x36單向同步FIFO瓦特/總線匹配（256 x36單向同步先進先出帶總線匹配） |
| 文件頁數(shù)： | 21/28頁 |
| 文件大?。?/td> | 422K |
| 代理商： | CY7C43623 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
CY7C43623
CY7C43633/CY7C43643
CY7C43663
/
CY7C43683
21
PRELIMINARY
To program the X and Y registers from Port A, perform a Mas-
ter Reset on both FIFOs simultaneously with SPM HIGH and
FS0 and FS1 LOW during the LOW-to-HIGH transition of
MRS1/MRS2. After this reset is complete, the first two writes
to the FIFO do not store data in RAM but load the offset regis-
ters in the order Y and X. The Port A data inputs used by the
offset registers are (A
0
–
7
), (A
0
–
8
), (A
0
–
9
), (A
0
–
11
), or (A
0
–
13
),for
the CY7C436x3, respectively. The highest numbered input is
used as the most significant bit of the binary number in each
case. Valid programming values for the registers range from 1
to 252 for the CY7C43623; 1 to 508 for the CY7C43633; 1 to
1012 for the CY7C43643; 1 to 4092 for the CY7C43663; 1 to
16380 for the CY7C43683. Before programming the offset reg-
ister, FF/IR is set HIGH. FIFOs begin normal operation after
programming is done.
To program the X and Y registers serially, initiate a Master
Reset with SPM LOW, FS0/SD LOW, and FS1/SEN HIGH dur-
ing the LOW-to-HIGH transition of MRS1/MRS2. After this re-
set is complete, the X and Y register values are loaded bit-wise
through the FS0/SD input on each LOW-to-HIGH transition of
CLKA that the FS1/SEN input is LOW. Sixteen, eighteen,
twenty, twenty four, or twenty eight bit writes are needed to
complete the programming for the CY7C436x3, respectively.
The two registers are written in the order Y then finally X. The
first-bit write stores the most significant bit of the Y register and
the last-bit write stores the least significant bit of the X register.
Each register value can be programmed from 1 to 252
(CY7C43623), 1 to 508 (CY7C43633), 1 to 1020
(CY7C43643), 1 to 4092 (CY7C43663), or 1 to 16380
(CY7C43683).
When the option to program the offset registers serially is cho-
sen, the Port A Full/Input Ready (FF/IR) flag remains LOW
until all register bits are written. FF/IR is set HIGH by the LOW-
to-HIGH transition of CLKA after the last bit is loaded to allow
normal FIFO operation.
SPM, FS0/SD, and FS1/SEN function the same way in both
CY Standard and FWFT modes.
FIFO Write/Read Operation
The state of the Port A data (A
0
–
35
) lines is controlled by Port
A Chip Select (CSA) and Port A Write/Read Select (W/RA).
The A
0
–
35
lines are in the high-impedance state when either
CSA or W/RA is HIGH. The A
0
–
35
lines are active outputs
when both CSA and W/RA are LOW.
Data is loaded into the FIFO from the A
0
–
35
inputs on a LOW-
to-HIGH transition of CLKA when CSA is LOW, W/RA is HIGH,
ENA is HIGH, MBA is LOW, and FF/IR is HIGH (see
Table 2
).
FIFO writes on Port A are independent of any concurrent Port
B operation.
The Port B control signals are identical to those of Port A with
the exception that the Port B Write/Read Select (W/RB) is the
inverse of the Port A Write/Read Select (W/RA). The state of
the Port B data (B
0
–
35
) lines is controlled by the Port B Chip
Select (CSB) and Port B Write/Read Select (W/RB). The B
0
–
35
lines are in the high-impedance state when either CSB is
HIGH or W/RB is LOW. The B
0
–
35
lines are active outputs
when CSB is LOW and W/RB is HIGH.
Data is read from the FIFO to the B
0
–
35
outputs by a LOW-to-
HIGH transition of CLKB when CSB is LOW, W/RB is HIGH,
ENB is HIGH, MBB is LOW, and EF/OR is HIGH (see
Table 3
).
FIFO reads and writes on Port B are independent of any con-
current Port A operation.
The set-up and hold time constraints to the port clocks for the
port Chip Selects and Write/Read Selects are only for enabling
write and read operations and are not related to high-
impedance control of the data outputs. If a port enable is LOW
during a clock cycle, the port
’
s Chip Select and Write/Read
Select may change states during the set-up and hold time win-
dow of the cycle.
When operating the FIFO in FWFT Mode with the Output
Ready flag LOW, the next word written is automatically sent to
the FIFO
’
s output register by the LOW-to-HIGH transition of
the port clock that sets the Output Ready flag HIGH, data re-
siding in the FIFO
’
s memory array is clocked to the output reg-
ister only when a read is selected using the port
’
s Chip Select,
Write/Read Select, Enable, and Mailbox Select.
When operating the FIFO in CY Standard Mode, regardless of
whether the Empty Flag is LOW or HIGH, data residing in the
FIFO
’
s memory array is clocked to the output register only
when a read is selected using the port
’
s Chip Select, Write/
Read Select, Enable, and Mailbox Select.
Synchronized FIFO Flags
Each FIFO is synchronized to its port clock through at least
two flip-flop stages. This is done to improve flag-signal reliabil-
ity by reducing the probability of the metastable events when
CLKA and CLKB operate asynchronously to one another. EF/
OR and AE are synchronized to CLKA. FF/IR and AF are syn-
chronized to CLKB.
Table 4
shows the relationship of each port
flag to the FIFO.
Empty/Output Ready Flags (EF/OR)
These are dual-purpose flags. In the FWFT Mode, the Output
Ready (OR) function is selected. When the Output Ready flag
is HIGH, new data is present in the FIFO output register. When
the Output Ready flag is LOW, the previous data word is
present in the FIFO output register and attempted FIFO reads
are ignored.
In the CY Standard Mode, the Empty Flag (EF) function is
selected. When the Empty Flag is HIGH, data is available in
the FIFO
’
s RAM memory for reading to the output register.
When the Empty Flag is LOW, the previous data word is
present in the FIFO output register and attempted FIFO reads
are ignored.
The Empty/Output Ready flag of a FIFO is synchronized to the
port clock that reads data from its array. For both the FWFT
and CY Standard modes, the FIFO read pointer is increment-
ed each time a new word is clocked to its output register. The
state machine that controls an Output Ready flag monitors a
write pointer and read pointer comparator that indicates when
the FIFO SRAM status is empty, empty+1, or empty+2.
In FWFT Mode, from the time a word is written to a FIFO, it can
be shifted to the FIFO output register in a minimum of three
cycles of the Output Ready flag synchronizing clock. There-
fore, an Output Ready flag is LOW if a word in memory is the
next data to be sent to the FIFO output register and three cy-
cles have not elapsed since the time the word was written. The
Output Ready flag of the FIFO remains LOW until the third
LOW-to-HIGH transition of the synchronizing clock occurs, si-
multaneously forcing the Output Ready flag HIGH and shifting
the word to the FIFO output register.
In the CY Standard Mode, from the time a word is written to a
FIFO, the Empty Flag will indicate the presence of data avail-
able for reading in a minimum of two cycles of the Empty Flag
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C43643 | 1K x36 Unidirectional Synchronous FIFO w/ Bus Matching(1K x36 單向同步先進先出帶總線匹配) |
| CY7C43663 | 4K x36 Unidirectional Synchronous FIFO w/ Bus Matching(4K x36 單向同步先進先出帶總線匹配) |
| CY7C43683 | 16K x36 Unidirectional Synchronous FIFO w/ Bus Matching(16K x36 單向同步先進先出帶總線匹配) |
| CY7C43634 | 512 x36 x2 Bidirectional Synchronous FIFO w/ Bus Matching(512 x36 x2 雙向同步先進先出 帶總線匹配) |
| CY7C43624 | 256 x36 x2 Bidirectional Synchronous FIFO w/ Bus Matching(256 x36 x2 雙向同步先進先出帶總線匹配) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C43642-10AC | 制造商:Cypress Semiconductor 功能描述:FIFO Mem Sync Dual Depth/Width Bi-Dir 1K x 36 x 2 120-Pin TQFP |
| CY7C43643-15AC | 制造商:Cypress Semiconductor 功能描述:FIFO Mem Sync Dual Depth/Width Uni-Dir 1K x 36 128-Pin TQFP 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CY7C43643AV-10AC | 制造商:Cypress Semiconductor 功能描述:FIFO Mem Sync Dual Depth/Width Uni-Dir 1K x 36 128-Pin TQFP |
| CY7C43643AV-15AC | 制造商:Cypress Semiconductor 功能描述:FIFO Mem Sync Dual Depth/Width Uni-Dir 1K x 36 128-Pin TQFP |
| CY7C43643AV-7AC | 制造商:Cypress Semiconductor 功能描述:FIFO Mem Sync Dual Depth/Width Uni-Dir 1K x 36 128-Pin TQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。