- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379089 > CY7C172A (Cypress Semiconductor Corp.) 4K x 4 Static RAM with Separate I/O(帶獨立的輸入/輸出口的4K x 4靜態(tài) RAM) PDF資料下載
參數(shù)資料
| 型號： | CY7C172A |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 4K x 4 Static RAM with Separate I/O(帶獨立的輸入/輸出口的4K x 4靜態(tài) RAM) |
| 中文描述： | 4K的× 4靜態(tài)存儲器具有獨立的I / O（帶獨立的輸入/輸出口的4K的靜態(tài)內(nèi)存× 4） |
| 文件頁數(shù)： | 1/9頁 |
| 文件大?。?/td> | 165K |
| 代理商： | CY7C172A |
4K x 4 Static RAM
with Separate I/O
CY7C171A
CY7C172A
Cypress Semiconductor Corporation
3901 North First Street
San Jose
CA 95134
November 1988 - Revised April 1995
408-943-2600
Features
Automatic power-down when deselected
CMOS for optimum speed/power
High speed
—
t
AA
= 15 ns
Transparent write (7C171A)
Low active power
—
375 mW
Low standby power
—93 mW
TTL-compatible inputs and outputs
Capable of withstanding greater than 2001V electrostat-
ic discharge
Functional Description
The CY7C171A and CY7C172A are high-performance CMOS
static RAMs organized as 4096 by 4 bits with separate I/O.
Easy memory expansion is provided by an active LOW chip
enable (CE) and three-state drivers. They have an automatic
power-down feature, reducing the power consumption by 77%
when deselected.
Writing to the device is accomplished when the chip enable
(CE) and write enable (WE) inputs are both LOW. Data on the
four input/output pins (I
0
through I
3
) is written into the memory
location specified on the address pins (A
0
through A
11
).
Reading the device is accomplished by taking chip enable
(CE) LOW, while write enable (WE) remains HIGH. Under
these conditions the contents of the memory location specified
on the address pins will appear on the four data output pins.
The output pins remain in a high-impedance state when write
enable (WE) is LOW (7C172A only), or chip enable is HIGH.
A die coat is used to insure alpha immunity.
GND
Logic Block Diagram
Pin Configurations
1
2
3
4
5
6
7
8
9
10
11
12
14
13
15
16
20
19
18
17
21
24
23
22
Top View
DIP/SOJ
7C171A
7C172A
A
5
A
6
A
7
A
8
A
9
A
10
A
11
I
3
I
2
A
4
WE
V
CC
A
3
A
2
A
1
A
0
I
0
O
0
O
1
O
2
O
3
CE
C171A–1
128 x 128
ARRAY
A
1
A
2
A
3
A
4
A
5
A
6
A
1
A
1
A
7
A
8
A
9
COLUMN
DECODER
R
S
POWER
DOWN
WE
O
0
CE
O
1
O
2
O
3
INPUT BUFFER
I
0
I
1
I
2
I
3
7C172A
7C171A
A
0
I
1
C171A–2
Selection Guide
7C171A-15
7C172A-15
15
115
7C171A-20
7C172A-20
20
80
90
7C171A-25
7C172A-25
25
70
80
7C171A-35
7C172A-35
35
70
70
7C171A-45
7C172A-45
45
Maximum Access Time (ns)
Maximum Operating
Current (mA)
Commercial
Military
70
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C185A | 8K x 8 Static RAM(8Kx8靜態(tài) RAM) |
| CY7C1916BV18 | 18-Mbit DDR-II SRAM 2-Word Burst Architecture(2字Burst結(jié)構(gòu),18-Mbit DDR-II SRAM) |
| CY7C1320BV18 | 18-Mbit DDR-II SRAM 2-Word Burst Architecture(2字Burst結(jié)構(gòu),18-Mbit DDR-II SRAM) |
| CY7C1316BV18 | 18-Mbit DDR-II SRAM 2-Word Burst Architecture(2字Burst結(jié)構(gòu),18-Mbit DDR-II SRAM) |
| CY7C1318BV18 | 18-Mbit DDR-II SRAM 2-Word Burst Architecture(2字Burst結(jié)構(gòu),18-Mbit DDR-II SRAM) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C172A-15VC | 制造商:Cypress Semiconductor 功能描述: |
| CY7C172A-15VCT | 制造商:Cypress Semiconductor 功能描述: |
| CY7C172A45DMB | 制造商:CYPRESS 功能描述:New |
| CY7C172A-45DMB | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CY7C172A-45VC | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Cypress Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。