- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄378498 > CY7C132 (Cypress Semiconductor Corp.) 2Kx8 Dual-Port Static RAM(2K x 8 雙端口靜態(tài) RAM) PDF資料下載
參數(shù)資料
| 型號(hào)： | CY7C132 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 2Kx8 Dual-Port Static RAM(2K x 8 雙端口靜態(tài) RAM) |
| 中文描述： | 2Kx8雙端口靜態(tài)存儲(chǔ)器（2K × 8雙端口靜態(tài)RAM）的 |
| 文件頁(yè)數(shù)： | 1/18頁(yè) |
| 文件大小： | 561K |
| 代理商： | CY7C132 |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)
2K x 8 Dual-Port Static RAM
CY7C132/CY7C136
CY7C142/CY7C146
Cypress Semiconductor Corporation
Document #: 38-06031 Rev. *C
198 Champion Court
San Jose
,
CA 95134-1709
408-943-2600
Revised September 1, 2005
Features
True Dual-Ported memory cells which allow simulta-
neous reads of the same memory location
2K x 8 organization
0.65-micron CMOS for optimum speed/power
High-speed access: 15 ns
Low operating power: I
CC
= 110 mA (max.)
Fully asynchronous operation
Automatic power-down
Master CY7C132/CY7C136 easily expands data bus
width to 16 or more bits using slave CY7C142/CY7C146
BUSY output flag on CY7C132/CY7C136; BUSY input
on CY7C142/CY7C146
INT flag for port-to-port communication (52-pin
PLCC/PQFP versions)
Available in 48-pin DIP (CY7C132/142), 52-pin PLCC and
52-pin TQFP (CY7C136/146)
Pb-Free packages available
Functional Description
The CY7C132/CY7C136/CY7C142 and CY7C146 are
high-speed CMOS 2K by 8 dual-port static RAMs. Two ports
are provided to permit independent access to any location in
memory. The CY7C132/ CY7C136 can be utilized as either a
standalone 8-bit dual-port static RAM or as a MASTER
dual-port RAM in conjunction with the CY7C142/CY7C146
SLAVE dual-port device in systems requiring 16-bit or greater
word widths. It is the solution to applications requiring shared
or buffered data such as cache memory for DSP, bit-slice, or
multiprocessor designs.
Each port has independent control pins; chip enable (CE),
write enable (R/W), and output enable (OE). BUSY flags are
provided on each port. In addition, an interrupt flag (INT) is
provided on each port of the 52-pin PLCC version. BUSY
signals that the port is trying to access the same location
currently being accessed by the other port. On the PLCC
version, INT is an interrupt flag indicating that data has been
placed in a unique location (7FF for the left port and 7FE for
the right port).
An automatic power-down feature is controlled independently
on each port by the chip enable (CE) pins.
The CY7C132/CY7C142 are available in 48-pin DIP. The
CY7C136/CY7C146 are available in 52-pin PLCC and PQFP.
Notes:
1. CY7C132/CY7C136 (Master): BUSY is open drain output and requires pull-up resistor.
CY7C142/CY7C146 (Slave): BUSY is input.
2. Open drain outputs; pull-up resistor required.
Logic Block Diagram
Pin Configuration
13
14
15
16
17
18
19
20
21
22
23
24
26
25
27
28
32
31
30
29
33
36
35
34
GND
R/W
L
CE
L
BUSY
L
OE
L
A
10L
A
0L
A
0R
A
10R
R/W
R
CE
R
OE
R
CE
R
OE
R
R/W
R
CE
L
OE
L
R/W
L
I/O
7L
I/O
0L
I/O
7R
I/O
0R
BUSY
R
INT
L
INT
R
ARBITRATION
LOGIC
(7C132/7C136 ONLY)
AND
INTERRUPTLOGIC
(7C136/7C146 ONLY)
CONTROL
I/O
CONTROL
I/O
MEMORY
ARRAY
ADDRESS
DECODER
ADDRESS
DECODER
1
2
3
4
5
6
7
8
9
10
11
12
38
37
39
40
44
43
42
41
45
48
47
46
R/W
L
BUSY
L
A
10L
OE
L
A
0L
A
1L
A
2L
A
3L
A
4L
A
5L
A
6L
A
7L
A
8L
A
9L
I/O
0L
I/O
1L
I/O
2L
I/O
3L
I/O
4L
I/O
5L
I/O
6L
I/O
7L
CE
L
CE
R
R/W
R
BUSY
R
A
10R
OE
R
A
0R
A
1R
A
2R
A
3R
A
4R
A
5R
A
6R
A
7R
A
8R
A
9R
I/O
7R
I/O
6R
I/O
5R
I/O
4R
I/O
3R
I/O
2R
I/O
1R
I/O
0R
V
CC
DIP
Top View
7C132
7C142
[1]
[2]
[2]
[1]
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C142 | 2Kx8 Dual-Port Static RAM(2K x 8 雙端口靜態(tài) RAM) |
| CY7C136 | 2Kx8 Dual-Port Static RAM(2K x 8 雙端口靜態(tài) RAM) |
| CY7C146 | 2Kx8 Dual-Port Static RAM(2K x 8 雙端口靜態(tài) RAM) |
| CY7C1330 | 64K x 32 Synchronous-Pipelined Cache RAM(64K x 32 同步流水線式高速緩沖存儲(chǔ)器 RAM) |
| CY7C1350G | 4-Mbit (128K x 36) Pipelined SRAM with NoBL⑩ Architecture |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C13201DC | 制造商:Cypress Semiconductor 功能描述: |
| CY7C13201KV18-300BZXC | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 512Kb x 36 300 MHz RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C13201KV18-333BZXC | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 512Kb x 36 333 MHz RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C13201XBWC | 制造商:Cypress Semiconductor 功能描述: |
| CY7C13201XC | 制造商:Cypress Semiconductor 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。