- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379057 > CY7C1156V18-300BZC (CYPRESS SEMICONDUCTOR CORP) 18-Mbit QDR⑩-II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency) PDF資料下載
參數(shù)資料
| 型號： | CY7C1156V18-300BZC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | DRAM |
| 英文描述： | 18-Mbit QDR⑩-II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency) |
| 中文描述： | 2M X 9 QDR SRAM, 0.45 ns, PBGA165 |
| 封裝： | 13 X 15 MM, 1.40 MM HEIGHT, MO-216, FPBGA-165 |
| 文件頁數(shù)： | 6/28頁 |
| 文件大?。?/td> | 954K |
| 代理商： | CY7C1156V18-300BZC |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
CY7C1141V18
CY7C1156V18
CY7C1143V18
CY7C1145V18
Document Number: 001-06583 Rev. *C
Page 6 of 28
Pin Definitions
Pin Name
IO
Pin Description
D
[x:0]
Input-
Synchronous
Data Input Signals.
Sampled on the rising edge of K and K clocks during valid write operations.
CY7C1141V18
D
[7:0]
CY7C1156V18
D
[8:0]
CY7C1143V18
D
[17:0]
CY7C1145V18
D
[35:0]
Write Port Select
Active
LOW
. Sampled on the rising edge of the K clock. When asserted active,
a write operation is initiated. Deasserting deselects the write port. Deselecting the write port causes
D
[x:0]
to be ignored.
Nibble Write Select 0, 1
Active LOW
.(
CY7C1141V18 Only
) Sampled on the rising edge of the K
and K clocks during write operations. This is used to select the nibble that is written into the device
NWS
0
controls D
[3:0]
and NWS
1
controls D
[7:4]
.
All the Nibble Write Selects are sampled on the same edge as the data. Deselecting a Nibble Write
Select causes the corresponding nibble of data to be ignored and not written into the device.
WPS
Input-
Synchronous
NWS
0
, NWS
1
,
Input-
Synchronous
BWS
0
, BWS
1
,
BWS
2
, BWS
3
Input-
Synchronous
Byte Write Select 0, 1, 2, and 3
Active LOW
. Sampled on the rising edge of the K and K clocks
during write operations. This is used to select the byte that is written into the device during the current
portion of the write operations. Bytes not written remain unaltered.
CY7C1156V18
BWS
0
controls D
[8:0]
CY7C1143V18
BWS
0
controls D
[8:0]
and BWS
1
controls D
[17:9]
.
CY7C1145V18
BWS
0
controls D
[8:0]
, BWS
1
controls D
[17:9]
, BWS
2
controls D
[26:18],
and BWS
3
controls D
[35:27]
.
All the Byte Write Selects are sampled on the same edge as the data. Deselecting a Byte Write Select
causes the corresponding byte of data to be ignored and not written into the device.
A
Input-
Synchronous
Address Inputs
. Sampled on the rising edge of the K clock during active read and write operations.
These address inputs are multiplexed for both read and write operations. Internally, the device is
organized as 2M x 8 (4 arrays each of 512K x 8) for CY7C1141V18, 2M x 9 (4 arrays each of 512K
x 9) for CY7C1156V18, 1M x 18 (4 arrays each of 256K x 18) for CY7C1143V18, and 512K x 36 (4
arrays each of 128K x 36) for CY7C1145V18. Therefore, only 19 address inputs are needed to access
the entire memory array of CY7C1141V18 and CY7C1156V18, 18 address inputs for CY7C1143V18
and 17 address inputs for CY7C1145V18. These inputs are ignored when the appropriate port is
deselected.
Q
[x:0]
Outputs-
Synchronous
Data Output signals
. These pins drive out the requested data during a read operation. Valid data is
driven out on the rising edge of both the K and K clocks during read operations or K and K when in
single clock mode. When the read port is deselected, Q
[x:0]
are automatically tri-stated.
CY7C1141V18
Q
[7:0]
CY7C1156V18
Q
[8:0]
CY7C1143V18
Q
[17:0]
CY7C1145V18
Q
[35:0]
Read Port Select
Active LOW
. Sampled on the rising edge of Positive Input Clock (K). When
active, a read operation is initiated. Deasserting causes the read port to be deselected. When
deselected, the pending access is enabled to complete and the output drivers are automatically
tri-stated following the next rising edge of the K clock. Each read access consists of a burst of four
sequential transfers.
RPS
Input-
Synchronous
QVLD
Valid output
indicator
Valid Output Indicator
. The Q Valid indicates valid output data. QVLD is edge aligned with CQ and
CQ.
K
Input-
Clock
Positive Input Clock Input
. The rising edge of K is used to capture synchronous inputs to the device
and to drive out data through Q
[x:0]
when in single clock mode. All accesses are initiated on the rising
edge of K.
K
Input-
Clock
Negative Input Clock Input
. K is used to capture synchronous inputs presented to the device and
to drive out data through Q
[x:0]
when in single clock mode.
CQ
Echo Clock
Synchronous Echo Clock Outputs
. This is a free running clock and is synchronized to the input
clock (K) of the QDR-II+. The timings for the echo clocks are shown in the
“Switching Characteristics”
on page 23.
[+] Feedback
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C1156V18-300BZI | 18-Mbit QDR⑩-II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency) |
| CY7C1156V18-300BZXC | 18-Mbit QDR⑩-II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency) |
| CY7C1223F-133AC | 2-Mb (128K x 18) Pipelined DCD Sync SRAM |
| CY7C1223F | 2-Mb (128K x 18) Pipelined DCD Sync SRAM |
| CY7C1243V18-300BZI | 36-Mbit QDR⑩-II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C1163KV18-400BZI | 功能描述:靜態(tài)隨機存取存儲器 18MB (1Mx18) 1.8v 400MHz DDR II 靜態(tài)隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C1163KV18-450BZC | 功能描述:靜態(tài)隨機存取存儲器 18MB (1Mx18) 1.8v 450MHz DDR II 靜態(tài)隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C1163KV18-550BZC | 功能描述:靜態(tài)隨機存取存儲器 18MB (1Mx18) 1.8v 550MHz DDR II 靜態(tài)隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C11651KV18-400BZC | 功能描述:靜態(tài)隨機存取存儲器 Sync 靜態(tài)隨機存取存儲器 QDR RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C11651KV18-400BZXC | 功能描述:IC SRAM 18MBIT 400MHZ 165-FPBGA RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標(biāo)準(zhǔn)包裝:150 系列:- 格式 - 存儲器:EEPROMs - 串行 存儲器類型:EEPROM 存儲容量:4K (2 x 256 x 8) 速度:400kHz 接口:I²C，2 線串口 電源電壓:2.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-VFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-DFN（2x3） 包裝:管件 產(chǎn)品目錄頁面:1445 (CN2011-ZH PDF) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。