參數(shù)資料
型號: CY7C1148V18
廠商: Cypress Semiconductor Corp.
英文描述: 18-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency)
中文描述: 18兆位的DDR - II SRAM的2字突發(fā)架構(2.0周期讀寫延遲)
文件頁數(shù): 11/27頁
文件大?。?/td> 969K
代理商: CY7C1148V18
CY7C1146V18
CY7C1157V18
CY7C1148V18
CY7C1150V18
Document Number: 001-06621 Rev. *C
Page 11 of 27
The write cycle descriptions of CY7C1148V18 follows,
[3, 9]
BWS
0
BWS
1
BWS
2
BWS
3
K
K
Comments
L
L
L
L
L – H
When the Data portion of a write sequence is active, all four bytes (D
[35:0]
) are
written into the device.
L
L
L
L
L – H When the Data portion of a write sequence is active, all four bytes (D
[35:0]
) are
written into the device.
L
H
H
H
L – H
When the Data portion of a write sequence is active, only the lower byte (D
[8:0]
) is
written into the device. D
[35:9]
remains unaltered.
L
H
H
H
L – H When the Data portion of a write sequence is active, only the lower byte (D
[8:0]
) is
written into the device. D
[35:9]
remains unaltered.
H
L
H
H
L – H
When the Data portion of a write sequence is active, only the byte (D
[17:9]
) is written
into the device. D
[8:0]
and D
[35:18]
remains unaltered.
H
L
H
H
L – H When the Data portion of a write sequence is active, only the byte (D
[17:9]
) is written
into the device. D
[8:0]
and D
[35:18]
remains unaltered.
H
H
L
H
L – H
When the Data portion of a write sequence is active, only the byte (D
[26:18]
) is
written into the device. D
[17:0]
and D
[35:27]
remains unaltered.
H
H
L
H
L – H When the Data portion of a Write sequence is active, only the byte (D
[26:18]
) is
written into the device. D
[17:0]
and D
[35:27]
remains unaltered.
H
H
H
L
L – H
When the Data portion of a write sequence is active, only the byte (D
[35:27]
) is
written into the device. D
[26:0]
remains unaltered.
H
H
H
L
L – H When the Data portion of a write sequence is active, only the byte (D
[35:27]
) is
written into the device. D
[26:0]
remains unaltered.
H
H
H
H
L – H
No data is written into the device when this portion of a write operation is active.
H
H
H
H
L – H No data is written into the device when this portion of a write operation is active.
[+] Feedback
相關PDF資料
PDF描述
CY7C1148V18-333BZC 18-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1148V18-333BZI 18-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1148V18-333BZXC 18-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1148V18-333BZXI 18-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1148V18-375BZC 18-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency)
相關代理商/技術參數(shù)
參數(shù)描述
CY7C11501KV18-400BZXC 功能描述:IC SRAM 18MBIT 400MHZ 165-FBGA RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:150 系列:- 格式 - 存儲器:EEPROMs - 串行 存儲器類型:EEPROM 存儲容量:4K (2 x 256 x 8) 速度:400kHz 接口:I²C,2 線串口 電源電壓:2.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-VFDFN 裸露焊盤 供應商設備封裝:8-DFN(2x3) 包裝:管件 產(chǎn)品目錄頁面:1445 (CN2011-ZH PDF)
CY7C11501KV18-400BZXI 功能描述:IC SRAM 18MBIT 400MHZ 165-FBGA RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:150 系列:- 格式 - 存儲器:EEPROMs - 串行 存儲器類型:EEPROM 存儲容量:4K (2 x 256 x 8) 速度:400kHz 接口:I²C,2 線串口 電源電壓:2.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-VFDFN 裸露焊盤 供應商設備封裝:8-DFN(2x3) 包裝:管件 產(chǎn)品目錄頁面:1445 (CN2011-ZH PDF)
CY7C1150KV18-400BZC 功能描述:靜態(tài)隨機存取存儲器 18MB (512Kx36) 1.8v 400MHz DDR II 靜態(tài)隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CY7C1150KV18-400BZXC 功能描述:靜態(tài)隨機存取存儲器 18MB (512Kx36) 1.8v 400MHz DDR II 靜態(tài)隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CY7C1150KV18-400BZXI 功能描述:靜態(tài)隨機存取存儲器 18MB (512Kx36) 1.8v 400MHz DDR II 靜態(tài)隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray