參數(shù)資料
型號: CY7B9331
廠商: Cypress Semiconductor Corp.
英文描述: HOTLink OLC Receiver(熱連接OLC接收器)
中文描述: 法律顧問室的HOTLink接收器(熱連接法律顧問室接收器)
文件頁數(shù): 5/7頁
文件大?。?/td> 112K
代理商: CY7B9331
CY7B9331
PRELIMINARY
5
Switching Waveforms for the CY7B9331 HOTLink Receiver
Notes:
6.
7.
Tested initially and after any design or process changes that may affect these parameters, but not 100% tested.
The period of t
will match the period of the transmitter (CY7B923) CKW when the receiver is receiving serial data. When data is interrupted, Clk0 may
drift to one of the range limits above.
Receiver t
is calculated as t
/10 if no data is being received, or t
CKW
/10 if data is being received.
Data includes Q
, SC/D, RVS, and Sync.
9.
and t
specifications are only valid if all outputs (Clk0, Sync, Q
, SC/D, and RVS) are loaded with similar DC and AC loads.
11. REFCLK has no phase or frequency relationship with Clk0 and only acts as a centering reference to reduce clock synchronization time. REFCLK must be
within 0.1% of the transmitter CKW frequency, necessitating a
±
500-PPM crystal.
12. The ECL switching threshold is the midpoint between the ECL— V
OH
, and V
OL
specification (approximately V
CC
— 1.35V). The TTL switching threshold is
1.5V.
8.
CLK0
SYNC
Q
Q
7
,
SC/D,RVS
t
CPRL
t
CPRH
t
CKR
t
A
t
ROH
B9331–6
t
CKX
REFCLK
t
CPXL
t
CPXH
SI
STATUS
V
bb
t
DS
1.5V
B9331–7
B9331–8
[11]
NOTE
[12]
相關PDF資料
PDF描述
CY7B9910-2SXC Low Skew Clock Buffer
CY7B9910-7SI[20] Low Skew Clock Buffer
CY7B9910-7SXC Low Skew Clock Buffer
CY7B9910-7SXCT Low Skew Clock Buffer
CY7B9920-2SC[20] Low Skew Clock Buffer
相關代理商/技術參數(shù)
參數(shù)描述
CY7B933-155JC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:HOTLink⑩ Transmitter/Receiver
CY7B933-155JI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:HOTLink Transmitter/Receiver
CY7B9334 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:SMPTE HOTLink Transmitter/Receiver
CY7B933-400JC 制造商:Cypress Semiconductor 功能描述:PHY 1RX-CH 160Mbps/400Mbps 28-Pin PLCC
CY7B933-400JCT 制造商:Cypress Semiconductor 功能描述: 制造商:Rochester Electronics LLC 功能描述: