- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378488 > CY62256NLL-70ZXC (CYPRESS SEMICONDUCTOR CORP) 256K (32K x 8) Static RAM PDF資料下載
參數(shù)資料
| 型號： | CY62256NLL-70ZXC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | DRAM |
| 英文描述： | 256K (32K x 8) Static RAM |
| 中文描述： | 32K X 8 STANDARD SRAM, 70 ns, PDSO28 |
| 封裝： | 8 X 13.40 MM, LEAD FREE, TSOP1-28 |
| 文件頁數(shù)： | 1/13頁 |
| 文件大?。?/td> | 704K |
| 代理商： | CY62256NLL-70ZXC |
256K (32K x 8) Static RAM
CY62256N
Cypress Semiconductor Corporation
Document #: 001-06511 Rev. *A
198 Champion Court
San Jose
,
CA 95134-1709
408-943-2600
Revised August 3, 2006
Features
Temperature Ranges
— Commercial: 0°C to 70°C
— Industrial: –40°C to 85°C
— Automotive-A: –40°C to 85°C
— Automotive-E: –40°C to 125°C
High speed: 55 ns
Voltage range: 4.5V–5.5V operation
Low active power
— 275 mW (max.)
Low standby power (LL version)
—
82.5
μ
W (max.)
Easy memory expansion with CE and OE features
TTL-compatible inputs and outputs
Automatic power-down when deselected
CMOS for optimum speed/power
Available in pb-free and non Pb-free 28-lead (600-mil)
PDIP, 28-lead (300-mil) narrow SOIC, 28-lead TSOP-I
and 28-lead Reverse TSOP-I packages
Functional Description
[1]
The CY62256N is a high-performance CMOS static RAM
organized as 32K words by 8 bits. Easy memory expansion is
provided by an active LOW chip enable (CE) and active LOW
output enable (OE) and tri-state drivers. This device has an
automatic
power-down
feature,
consumption by 99.9% when deselected.
An active LOW write enable signal (WE) controls the
writing/reading operation of the memory. When CE and WE
inputs are both LOW, data on the eight data input/output pins
(I/O
0
through I/O
7
) is written into the memory location
addressed by the address present on the address pins (A
0
through A
14
). Reading the device is accomplished by selecting
the device and enabling the outputs, CE and OE active LOW,
while WE remains inactive or HIGH. Under these conditions,
the contents of the location addressed by the information on
address pins are present on the eight data input/output pins.
The input/output pins remain in a high-impedance state unless
the chip is selected, outputs are enabled, and write enable
(WE) is HIGH.
reducing
the
power
Note:
1. For best practice recommendations, please refer to the Cypress application note “System Design Guidelines” on http://www.cypress.com.
A
9
A
8
A
7
A
6
A
5
A
4
A
3
A
2
COLUMN
DECODER
R
S
INPUTBUFFER
POWER
DOWN
WE
OE
I/O
0
CE
I/O
1
I/O
2
I/O
3
32K x 8
ARRAY
I/O
7
I/O
6
I/O
5
I/O
4
A
10
A
1
A
1
A
1
A
0
A
1
A
1
Logic Block Diagram
[+] Feedback
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY62256NLL-70ZXI | 256K (32K x 8) Static RAM |
| CY62256V25LL | Single Supply RS232C Line Driver/Receiver(?????μ?o?RS232C ?o?????????¨???2???2??????) |
| CY62256V-70SNC | 32K x 8 Static RAM |
| CY62256V-70ZC | 32K x 8 Static RAM |
| CY62256VL-55RZC | 32K x 8 Static RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY62256NLL-70ZXI | 制造商:Rochester Electronics LLC 功能描述: 制造商:Cypress Semiconductor 功能描述: |
| CY62256V-70SNCT | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CY62256V-70ZC | 制造商:Cypress Semiconductor 功能描述: |
| CY62256VL-70SNC | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Async Single 3.3V 256K-Bit 32K x 8 70ns 28-Pin SNC 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CY62256VL-70SNCT | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。