- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378489 > CY62256V-70ZC (CYPRESS SEMICONDUCTOR CORP) 32K x 8 Static RAM PDF資料下載
參數(shù)資料
| 型號(hào)： | CY62256V-70ZC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | DRAM |
| 英文描述： | 32K x 8 Static RAM |
| 中文描述： | 32K X 8 STANDARD SRAM, 70 ns, PDSO28 |
| 封裝： | TSOP1-28 |
| 文件頁(yè)數(shù)： | 1/13頁(yè) |
| 文件大?。?/td> | 388K |
| 代理商： | CY62256V-70ZC |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)
256K (32K x 8) Static RAM
CY62256V
Cypress Semiconductor Corporation
Document #: 38-05057 Rev. *D
3901 North First Street
San Jose
CA 95134
408-943-2600
Revised June 28, 2004
Features
Temperature Ranges
—Commercial: 0°C to 70°C
—Industrial: –40°C to 85°C
—Automotive: –40°C to 125°C
Speed: 70 ns and 100 ns
Low voltage range:
—CY62256V (2.7V–3.6V)
—CY62256V25 (2.3V–2.7V)
Low active power and standby power
Easy memory expansion with CE and OE features
TTL-compatible inputs and outputs
Automatic power-down when deselected
CMOS for optimum speed/power
Package available in a standard 450-mil-wide (300-mil
body width) 28-lead narrow SOIC, 28-lead TSOP-1, and
reverse 28-lead TSOP-1 package
Functional Description
[1]
The CY62256V family is composed of two high-performance
CMOS static RAM’s organized as 32K words by 8 bits. Easy
memory expansion is provided by an active LOW chip enable
(CE) and active LOW output enable (OE) and three-state
drivers. These devices have an automatic power-down
feature, reducing the power consumption by over 99% when
deselected.
An active LOW write enable signal (WE) controls the
writing/reading operation of the memory. When CE and WE
inputs are both LOW, data on the eight data input/output pins
(I/O
0
through I/O
7
) is written into the memory location
addressed by the address present on the address pins (A
0
through A
14
). Reading the device is accomplished by selecting
the device and enabling the outputs, CE and OE active LOW,
while WE remains inactive or HIGH. Under these conditions,
the contents of the location addressed by the information on
address pins are present on the eight data input/output pins.
The input/output pins remain in a high-impedance state unless
the chip is selected, outputs are enabled, and write enable
(WE) is HIGH.
Note:
1.
For best practice recommendations, please refer to the Cypress application note “System Design Guidelines” on http://www.cypress.com.
A
9
A
8
A
7
A
6
A
5
A
4
A
3
A
2
COLUMN
DECODER
R
S
INPUTBUFFER
POWER
DOWN
WE
OE
I/O
0
CE
I/O
1
I/O
2
I/O
3
512 × 512
ARRAY
I/O
7
I/O
6
I/O
5
I/O
4
A
10
A
1
A
1
A
1
A
0
A
1
A
1
Logic Block Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY62256VL-55RZC | 32K x 8 Static RAM |
| CY62256VL-55SNC | 32K x 8 Static RAM |
| CY62256VL-55ZC | 32K x 8 Static RAM |
| CY62256VL-70RZC | 32K x 8 Static RAM |
| CY62256VL-70SNC | 32K x 8 Static RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY62256VL-70SNC | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Async Single 3.3V 256K-Bit 32K x 8 70ns 28-Pin SNC 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CY62256VL-70SNCT | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel |
| CY62256VL-70ZI | 制造商:Cypress Semiconductor 功能描述: |
| CY62256VLL70SNC | 制造商:CYPRESS 功能描述:New |
| CY62256VLL-70SNC | 功能描述:IC SRAM 256KBIT 70NS 28SOIC RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:MoBL® 標(biāo)準(zhǔn)包裝:96 系列:- 格式 - 存儲(chǔ)器:閃存 存儲(chǔ)器類型:FLASH 存儲(chǔ)容量:16M（2M x 8，1M x 16） 速度:70ns 接口:并聯(lián) 電源電壓:2.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP（0.724"，18.40mm 寬） 供應(yīng)商設(shè)備封裝:48-TSOP 包裝:托盤 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。