- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄170346 > CY39200V676-167MBC (CYPRESS SEMICONDUCTOR CORP) LOADABLE PLD, 8.5 ns, PBGA676 PDF資料下載
參數(shù)資料
| 型號(hào)： | CY39200V676-167MBC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | PLD |
| 英文描述： | LOADABLE PLD, 8.5 ns, PBGA676 |
| 封裝： | 27 X 27 MM, 1.60 MM HEIGHT, 1 MM PITCH, FBGA-676 |
| 文件頁數(shù)： | 56/57頁 |
| 文件大?。?/td> | 1166K |
| 代理商： | CY39200V676-167MBC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁當(dāng)前第56頁第57頁
PRELIMINARY
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. **
Page 8 of 57
The clocks for each port of the Dual-Port configuration are
selected from four global clocks and two local clocks. One lo-
cal clock is sourced from the horizontal channel and the other
from the vertical channel. The data outputs of the dual-port
memory can also be registered. Clocks for the output registers
are also selected from four global clocks and two local clocks.
One clock polarity mux per port allows the use of true or com-
plement polarity for input and output clocking purposes.
Arbitration
The Dual-Port configuration of the Channel Memory Block pro-
vides arbitration when both ports access the same address at
the same time. Depending on the memory operation being at-
tempted, one port always gets priority. See Table 1 for details
on which port gets priority for read and write operations. An
active-LOW ‘Address Match’ signal is generated when an ad-
dress collision occurs.
FIFO (Channel Memory) Configuration
The channel memory blocks are also configurable as synchro-
nous FIFO RAM. In the FIFO mode of operation, the channel
memory block supports all normal FIFO operations without the
use of any general-purpose logic resources in the device.
The FIFO block contains all of the necessary FIFO flag logic,
including the read and write address pointers. The FIFO flags
include an empty/full flag (EF), half-full flag (HF), and program-
mable almost-empty/full (PAEF) flag output. The FIFO config-
uration has the ability to perform simultaneous read and write
operations using two separate clocks. These clocks may be
tied together for a single operation or may run independently
for asynchronous Read/Write (w.r.t. each other) applications.
The data and control inputs to the FIFO block are driven from
the horizontal or vertical routing channels. The data and flag
outputs are driven onto dedicated routing tracks in both the
horizontal and vertical routing channels. This allows the FIFO
blocks to be expanded by using multiple FIFO blocks on the
same horizontal or vertical routing channel without any speed
penalty.
In FIFO mode, the write and read ports are controlled by sep-
arate clock and enable signals. The clocks for each port are
selected from four global clocks and two local clocks.
One local clock is sourced from the horizontal channel and the
other from the vertical channel. The data outputs from the read
port of the FIFO can also be registered. One clock polarity mux
per port allows using true or complement polarity for read and
write operations. The write operation is controlled by the clock
and the write enable pin. The read operation is controlled by
the clock and the read enable pin. The enable pins can be
sourced from horizontal or vertical channels.
Table 1. Arbitration Result: Address Match Signal
Becomes Active
Port A
Port B
Result of
Arbitration
Comment
Read
No arbitration
required
Both ports read at the
same time
Write
Read
Port A gets
priority
If Port B requests first
then it will read the cur-
rent data. The output will
then change to the newly
written data by Port A
Read
Write
Port B gets
priority
If Port A requests first
then it will read the cur-
rent data. The output will
then change to the newly
written data by Port B
Write
Port A gets
priority
Port B is blocked until
Port A is finished writing
Figure 6. Block Diagram of Channel Memory Block
4096-bit Dual Port
Array
Configurable as
Async/Sync Dual Port or
Sync FIFO
Configurable as
4Kx1, 2Kx2, 1Kx4 and
512x8 block sizes
Horizontal Channel
All channel memory
inputs are driven from
the routing channels
All channel memory outputs
drive dedicated tracks in the
routing channels
GCLK[3:0]
Global Clock
Signals
Ver
tic
al
C
hannel
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY39200Z208-167NC | LOADABLE PLD, 8.5 ns, PQFP208 |
| CY39200Z388-167MGC | LOADABLE PLD, 8.5 ns, PBGA388 |
| CY39200Z484-167BBC | LOADABLE PLD, 8.5 ns, PBGA484 |
| CY39200Z676-167MBC | LOADABLE PLD, 8.5 ns, PBGA676 |
| CY39100V388B-125MGXC | LOADABLE PLD, 10 ns, PBGA388 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY39200V676-181MBC | 制造商:Cypress Semiconductor 功能描述: |
| CY39200V676-181MBXC | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 Delta39K 200K 181MHz COM RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| CY39200V676-83MBXC | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 Delta39K 200K 83MHz COM RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| CY39200Z208-125BBC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities |
| CY39200Z208-125BBI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。