- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄170346 > CY39200V676-167MBC (CYPRESS SEMICONDUCTOR CORP) LOADABLE PLD, 8.5 ns, PBGA676 PDF資料下載
參數(shù)資料
| 型號： | CY39200V676-167MBC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | PLD |
| 英文描述： | LOADABLE PLD, 8.5 ns, PBGA676 |
| 封裝： | 27 X 27 MM, 1.60 MM HEIGHT, 1 MM PITCH, FBGA-676 |
| 文件頁數(shù)： | 15/57頁 |
| 文件大小： | 1166K |
| 代理商： | CY39200V676-167MBC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁
PRELIMINARY
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. **
Page 22 of 57
Channel Memory Timing Parameter Descriptions Over the Operating Range
Parameter
Description
Dual Port Asynchronous Mode Parameters
tCHMAA
Channel memory access time. Delay from address change to read data out
tCHMPWE
Write enable pulse width
tCHMSA
Address set-up to the beginning of write enable with both signals from the same I/O block
tCHMHA
Address hold after the end of write enable with both signals from the same I/O block
tCHMSD
Data set-up to the end of write enable
tCHMHD
Data hold after the end of write enable
tCHMBA
Channel memory asynchronous dual port address match (busy access time)
Dual Port Synchronous Mode Parameters
tCHMCYC1
Clock cycle time for flow through read and write operations (from macrocell register through channel
memory back to a macrocell register in the same cluster)
tCHMCYC2
Clock cycle time for pipelined read and write operations (from channel memory input register through the
memory to channel memory output register)
tCHMS
Address, data, and WE set-up time of pin inputs, relative to a global clock
tCHMH
Address, data, and WE hold time of pin inputs, relative to a global clock
tCHMDV1
Global clock to data valid on output pins for flow through data
tCHMDV2
Global clock to data valid on output pins for pipelined data.
tCHMBDV
Channel memory synchronous dual-port address match (busy, clock to data valid)
tCHMMACS1
Channel memory input clock to macrocell clock in the same cluster
tCHMMACS2
Channel memory output clock to macrocell clock in the same cluster
tMACCHMS1
Macrocell clock to channel memory input clock in the same cluster
tMACCHMS2
Macrocell clock to channel memory output clock in the same cluster
Synchronous FIFO Data Parameters
tCHMCLK
Read and write minimum clock cycle time
tCHMFS
Data, read enable, and write enable set-up time relative to pin inputs
tCHMFH
Data, read enable, and write enable hold time relative to pin inputs
tCHMFRDV
Data access time to output pins from rising edge of read clock (read clock to data valid)
tCHMMACS
Channel memory FIFO read clock to macrocell clock for read data
tMACCHMS
Macrocell clock to channel memory FIFO write clock for write data
Synchronous FIFO Flag Parameters
tCHMFO
Read or write clock to respective flag output at output pins
tCHMMACF
Read or write clock to macrocell clock with FIFO flag
tCHMFRS
Master Reset Pulse Width
tCHMFRSR
Master Reset Recovery Time
tCHMFRSF
Master Reset to Flag and Data Output Time
tCHMSKEW1
Read/Write Clock Skew Time for Full Flag
tCHMSKEW2
Read/Write Clock Skew Time for Empty Flag
tCHMSKEW3
Read/Write Clock Skew Time for Boundary Flags
Internal Parameters
tCHMCHAA
Asynchronous channel memory access time from input of channel memory to output of channel memory
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY39200Z208-167NC | LOADABLE PLD, 8.5 ns, PQFP208 |
| CY39200Z388-167MGC | LOADABLE PLD, 8.5 ns, PBGA388 |
| CY39200Z484-167BBC | LOADABLE PLD, 8.5 ns, PBGA484 |
| CY39200Z676-167MBC | LOADABLE PLD, 8.5 ns, PBGA676 |
| CY39100V388B-125MGXC | LOADABLE PLD, 10 ns, PBGA388 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY39200V676-181MBC | 制造商:Cypress Semiconductor 功能描述: |
| CY39200V676-181MBXC | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 Delta39K 200K 181MHz COM RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| CY39200V676-83MBXC | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 Delta39K 200K 83MHz COM RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| CY39200Z208-125BBC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities |
| CY39200Z208-125BBI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。