參數(shù)資料
型號: CY39200V208-83NTXC
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: PLD
英文描述: LOADABLE PLD, 15 ns, PQFP208
封裝: 28 X 28 MM, 0.50 MM PITCH, LEAD FREE, PLASTIC, EQFP-208
文件頁數(shù): 57/86頁
文件大?。?/td> 2802K
代理商: CY39200V208-83NTXC
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *I
Page 60 of 86
B8
IO/VREF7
B9
NC
IO/VREF6
IO/VREF6
B10
VCCPLL
B11
VCCIO6
B12
IO6
B13
IO6
B14
IO6
B15
GND
B16
TDO
C1
IO0
C2
IO0
C3
GND
C4
IO7
C5
IO7
C6
VCCIO7
C7
VCCIO7
C8[19]
NC
IO7
C9[19]
IO6
C10
VCCIO6
C11
VCCIO6
C12
IO6
C13
IO6
C14
GND
C15
TDI
C16
IO5
D1
IO0
D2
IO0
D3
IO0
D4
GND
D5
IO7
D6
IO/VREF7
D7
IO7
D8[19]
IO7
D9[19]
NC
IO6
D10
IO6
D11
IO/VREF6
D12
IO6
D13
GND
D14
TCLK
D15
IO5
D16
IO5
E1
IO0
E2
IO0
E3
IO0
Table 13. 256 FBGA Pin Table (continued)
Pin
CY39030
CY39050
CY39100
相關(guān)PDF資料
PDF描述
CY54FCT2240ATLM FCT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, CQCC20
CY54FCT257TDMB FCT SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, CDIP16
CY62126DV30L-55ZSE 64K X 16 STANDARD SRAM, 55 ns, PDSO44
CY62126DV30LL-70ZIT 64K X 16 STANDARD SRAM, 70 ns, PDSO44
CY62148L-100SC 512K X 8 STANDARD SRAM, 100 ns, PDSO32
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY39200V256-125MBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V256-125MGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V256-181BBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V256-181MBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V256-181MGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities