- 您現(xiàn)在的位置：買(mǎi)賣IC網(wǎng) > PDF目錄170346 > CY62148L-100SC (CYPRESS SEMICONDUCTOR CORP) 512K X 8 STANDARD SRAM, 100 ns, PDSO32 PDF資料下載
參數(shù)資料
| 型號(hào)： | CY62148L-100SC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | SRAM |
| 英文描述： | 512K X 8 STANDARD SRAM, 100 ns, PDSO32 |
| 封裝： | 0.450 INCH, PLASTIC, SOIC-32 |
| 文件頁(yè)數(shù)： | 1/9頁(yè) |
| 文件大小： | 228K |
| 代理商： | CY62148L-100SC |
512K x 8 Static RAM
CY62148
Cypress Semiconductor Corporation
3901 North First Street
San Jose
CA 95134
408-943-2600
March 14, 2001
1CY62148
Features
4.5V
5.5V operation
CMOS for optimum speed/power
Low active power
— 660 mW (max.)
Low standby power (L version)
— 2.75 mW (max.)
Automatic power-down when deselected
TTL-compatible inputs and outputs
Easy memory expansion with CE and OE options
Functional Description
The CY62148 is a high-performance CMOS static RAM orga-
nized as 524,288 words by 8 bits. Easy memory expansion is
provided by an active LOW Chip Enable (CE), an active LOW
Output Enable (OE), and three-state drivers. This device has
an automatic power-down feature that reduces power con-
sumption by more than 99% when deselected.
Writing to the device is accomplished by taking Chip Enable
(CE) and Write Enable (WE) inputs LOW. Data on the eight I/O
pins (I/O0 through I/O7) is then written into the location speci-
fied on the address pins (A0 through A18).
Reading from the device is accomplished by taking Chip En-
able (CE) and Output Enable (OE) LOW while forcing Write
Enable (WE) HIGH for read. Under these conditions, the con-
tents of the memory location specified by the address pins will
appear on the I/O pins.
The eight input/output pins (I/O0 through I/O7) are placed in a
high-impedance state when the device is deselected (CE
HIGH), the outputs are disabled (OE HIGH), or during a write
operation (CE LOW, and WE LOW).
The CY62148 is available in a standard 32 pin 450-mil-wide
body width SOIC and 32 pin TSOP II packages.
18
13
Logic Block Diagram
Pin Configuration
A1
A4
A5
A6
A7
A12
A14
A16
COLUMN
DECODER
ROW
DECODE
R
SENS
E
AM
PS
INPUT BUFFER
POWER
DOWN
WE
OE
I/O0
I/O1
I/O2
I/O3
512 x 256 x 8
ARRAY
I/O7
I/O6
I/O5
I/O4
A0
A
2
A
15
A
3
A
CE
A
8
A17
62148-1
1
2
3
4
5
6
7
8
9
10
11
14
19
20
24
23
22
21
25
28
27
26
Top View
12
13
29
32
31
30
16
15
17
18
GND
A16
A14
A12
A7
A6
A5
A4
A3
WE
V
CC
A15
A13
A8
A9
I/O7
I/O6
I/O5
I/O4
A2
I/O0
I/O1
I/O2
CE
OE
A10
I/O3
A1
A0
A11
A
9
A
11
A17
A18
SOIC
A
10
TSOP II
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY74FCT158ATPC | FCT SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, PDIP16 |
| CY74FCT377ATQC | FCT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20 |
| CY7B155-12LC | 16K X 16 STANDARD SRAM, 12 ns, CQCC52 |
| CY7B155-15JC | 16K X 16 STANDARD SRAM, 15 ns, PQCC52 |
| CY7B180-15JCT | 4K X 18 CACHE TAG SRAM, PQCC68 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY62148L-100SI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM |
| CY62148L-100ZSC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM |
| CY62148L-100ZSI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM |
| CY62148L-55SC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:512K x 8 Static RAM |
| cy62148l70sc | 制造商:Cypress Semiconductor 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。