參數(shù)資料
型號(hào)： CY37128
廠(chǎng)商： Cypress Semiconductor Corp.
英文描述： 5V, 3.3V, ISR High-Performance CPLDs(5V, 3.3V, ISR 高性能CPLD)
中文描述： 為5V，3.3V，ISR的高性能CPLD的（為5V，3.3V，ISR的高性能的CPLD）
文件頁(yè)數(shù)： 7/65頁(yè)
文件大?。?/td> 1184K
代理商： CY37128
Ultra37000
CPLD Family
[1]
7
Clocking
Each I/O and buried macrocell has access to four synchronous
clocks (CLK0, CLK1, CLK2 and CLK3) as well as an asynchro-
nous product term clock PTCLK. Each input macrocell has
access to all four synchronous clocks.
Dedicated Inputs/Clocks
Five pins on each member of the Ultra37000 family are desig-
nated as input-only. There are two types of dedicated inputs
on Ultra37000 devices: input pins and input/clock pins.
Figure
3
illustrates the architecture for input pins. Four input options
are available for the user: combinatorial, registered, double-
registered, or latched. If a registered or latched option is se-
lected, any one of the input clocks can be selected for control.
Figure 4
illustrates the architecture for the input/clock pins.
Like the input pins, input/clock pins can be combinatorial, reg-
istered, double-registered, or latched. In addition, these pins
feed the clocking structures throughout the device. The clock
path at the input has user-configurable polarity.
Product Term Clocking
In addition to the four synchronous clocks, the Ultra37000 fam-
ily also has a product term clock for asynchronous clocking.
Each logic block has an independent product term clock which
is available to all 16 macrocells. Each product term clock also
supports user configurable polarity selection.
Timing Model
One of the most important features of the Ultra37000 family is
the simplicity of its timing. All delays are worst case and sys-
tem performance is unaffected by the features used.
Figure 5
illustrates the true timing model for the 167-MHz devices in
high speed mode. For combinatorial paths, any input to any
output incurs a 6.5-ns worst-case delay regardless of the
amount of logic used. For synchronous systems, the input set-
up time to the output macrocells for any input is 3.5 ns and the
clock to output time is also 4.0 ns. These measurements are
for any output and synchronous clock, regardless of the logic
used.
The Ultra37000 features:
No fanout delays
No expander delays
No dedicated vs. I/O pin delays
No additional delay through PIM
No penalty for using 0
–
16 product terms
No added delay for steering product terms
No added delay for sharing product terms
No routing delays
No output bypass delays
The simple timing model of the Ultra37000 family eliminates
unexpected performance penalties.
JTAG and PCI Standards
PCI Compliance
5V operation of the Ultra37000 is fully compliant with the PCI
Local Bus Specification published by the PCI Special Interest
Group. The 3.3V products meet all PCI requirements except
for the output 3.3V clamp, which is in direct conflict with 5V
tolerance. The Ultra37000 family
’
s simple and predictable tim-
ing model ensures compliance with the PCI AC specifications
independent of the design.
Figure 4. Input/Clock Macrocell
0
1
2
3
O
C10C11
TO PIM
D
Q
D
Q
D
Q
LE
INPUT/CLOCK PIN
0
1
2
3
O
FROM CLOCK
POLARITY INPUT
CLOCK PINS
0
1
O
C12
TO CLOCK MUX ON
ALL INPUT MACROCELLS
TO CLOCK MUX
IN EACH
0
1
CLOCK POLARITY MUX
ONE PER LOGIC BLOCK
FOR EACH CLOCK INPUT
C8 C9
C13, C14, C15
OR C16
O
Figure 5. Timing Model for CY37128
COMBINATORIAL SIGNAL
REGISTERED SIGNAL
D,T,L
O
CLOCK
INPUT
INPUT
OUTPUT
OUTPUT
t
S
= 3.5 ns
t
CO
= 4.5 ns
t
PD
= 6.5 ns
相關(guān)PDF資料
PDF描述
CY37512 5V, 3.3V, ISR High-Performance CPLDs(5V, 3.3V, ISR 高性能CPLD)
CY62128BNLL-70SXA 1-Mbit (128K x 8) Static RAM
CY62128BNLL-70ZXI 1-Mbit (128K x 8) Static RAM
CY62128BNLL-70SXC 1-Mbit (128K x 8) Static RAM
CY62128BNLL-70SXE 1-Mbit (128K x 8) Static RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY37128P 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Programmable Logic
CY37128P100-100AC 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:5V, 3.3V, ISRTM High-Performance CPLDs
CY37128P100-100AI 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:5V, 3.3V, ISRTM High-Performance CPLDs
CY37128P100-100AXC 功能描述:CPLD - 復(fù)雜可編程邏輯器件 128 Macrocell 5V COM RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類(lèi)型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
CY37128P100-100AXI 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:5V, 3.3V, ISRTM High-Performance CPLDs
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*