- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378481 > CY3692 (Cypress Semiconductor Corp.) SCREWDRIVER, XONIC SLOT 3 X 100SCREWDRIVER, XONIC SLOT 3 X 100; Tip Size A x B:3 x 0.5mm; Tip size:3mm; Length, blade:100mm; Length, Inches:4"; Handle type:SHATTERPROOF CELLULOSE ACETATE; Tip Size:3 mm; Tip type:Parallel Slot PDF資料下載
參數(shù)資料
| 型號： | CY3692 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | SCREWDRIVER, XONIC SLOT 3 X 100SCREWDRIVER, XONIC SLOT 3 X 100; Tip Size A x B:3 x 0.5mm; Tip size:3mm; Length, blade:100mm; Length, Inches:4"; Handle type:SHATTERPROOF CELLULOSE ACETATE; Tip Size:3 mm; Tip type:Parallel Slot |
| 中文描述： | 200 - MHz的現(xiàn)場可編程零延遲緩沖器 |
| 文件頁數(shù)： | 4/10頁 |
| 文件大?。?/td> | 201K |
| 代理商： | CY3692 |
CY23FP12
Document #: 38-07246 Rev. *E
Page 4 of 10
Below is a list of independent functions, which can be
assigned to each of the four S1 and S2 combinations. When
a particular S1 and S2 combination is selected, the device will
assume the configuration (which is essentially a set of
functions given in
Table 2
, below) that has been preassigned
to that particular combination.
Inv CLKB4
Generates an inverted clock on the CLKB4 output. When this option is
programmed, CLKB4 and CLKB5 will become complimentary pairs.
Enables/Disables internal pulldowns on all outputs
Enables/Disables internal pulldowns on the feedback path (applicable to both
internal and external feedback topologies)
Selects between the internal and the external feedback topologies
Non-invert
Pull-down Enable
Fbk Pull-down Enable
Enable
Enable
Fbk Sel
External
Table 1.
(continued)
Configuration
Description
Default
Table 2.
Function
Description
Default
Enable
Enable
Enable
Enable
Enable
Enable
Enable
Output Enable CLKB[5:4] Enables/Disables CLKB[5:4] output pair
Output Enable CLKB[3:2] Enables/Disables CLKB[3:2] output pair
Output Enable CLKB[1:0] Enables/Disables CLKB[1:0] output pair
Output Enable CLKA[5:4] Enables/Disables CLKA[5:4] output pair
Output Enable CLKA[3:2] Enables/Disables CLKA[3:2] output pair
Output Enable CLKA[1:0] Enables/Disables CLKA[1:0] output pair
Auto Power-down Enable Enables/Disables the auto power down circuit, which monitors the reference clock rising
edges and shuts down the device in case of a reference “failure.” This failure is triggered
by a drift in reference frequency below a set limit. This auto power down circuit is
disabled internally when one or more of the outputs are configured to be driven directly
from the reference clock.
PLL Power-down
Shuts down the PLL when the device is configured as a non-PLL fanout buffer.
M[7:0]
Assigns an eight-bit value to reference divider –M. The divider can be any integer value
from 1 to 256; however, the PLL input frequency cannot be lower than 10 MHz.
N[7:0]
Assigns an eight-bit value to feedback divider –N. The divider can be any integer value
from 1 to 256; however, the PLL input frequency cannot be lower than 10 MHz.
X[6:0]
Assigns a seven-bit value to output divider –X. The divider can be any integer value
from 5 to 130. Divide by 1,2,3, and 4 are preprogrammed on the device and can be
activated by the appropriate output mux setting.
Divider Source
Selects between the PLL output and the reference clock as the source clock for the
output dividers.
CLKA54 Source
Independently selects one out of the eight possible output dividers that will connect to
the CLKA5 and CLKA4 pair. Please refer to
Table 3
for a list of divider values.
CLKA32 Source
Independently selects one out of the eight possible output dividers that will connect to
the CLKA3 and CLKA2 pair. Please refer to
Table 3
for a list of divider values.
CLKA10 Source
Independently selects one out of the eight possible output dividers that will connect to
the CLKA1 and CLKA0 pair. Please refer to
Table 3
for a list of divider values.
CLKB54 Source
Independently selects one out of the eight possible output dividers that will connect to
the CLKB5 and CLKB4 pair. Please refer to
Table 3
for a list of divider values.
CLKB32 Source
Independently selects one out of the eight possible output dividers that will connect to
the CLKB3 and CLKB2 pair. Please refer to
Table 3
for a list of divider values.
CLKB10 Source
Independently selects one out of the eight possible output dividers that will connect to
the CLKB1 and CLKB0 pair. Please refer to
Table 3
for a list of divider values.
PLL Enabled
2
2
1
PLL
Divide by 2
Divide by 2
Divide by 2
Divide by 2
Divide by 2
Divide by 2
相關PDF資料 |
PDF描述 |
|---|---|
| CY23S05 | Low-Cost 3.3V Spread Aware Zero Delay Buffer(低價格3.3V Spread Aware零延遲緩沖器) |
| CY23S09 | Low-Cost 3.3V Spread Aware Zero Delay Buffer(低價格3.3V Spread Aware零延遲緩沖器) |
| CY24130-1 | HOTLink SMPTE Receiver Training Clock |
| CY24130 | HOTLink SMPTE Receiver Training Clock |
| CY24130-2 | HOTLink SMPTE Receiver Training Clock |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CY3693 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:PTG Programming Kit |
| CY3694 | 功能描述:開發(fā)板和工具包 - 其他處理器 USB 2.0 DVEL KIT RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓: |
| CY3695 | 功能描述:插座和適配器 Socket Adapter RoHS:否 制造商:Silicon Labs 產(chǎn)品:Adapter 用于:EM35x |
| CY3696 | 功能描述:插座和適配器 Socket Adapter RoHS:否 制造商:Silicon Labs 產(chǎn)品:Adapter 用于:EM35x |
| CY3697 | 功能描述:插座和適配器 Socket Adapter RoHS:否 制造商:Silicon Labs 產(chǎn)品:Adapter 用于:EM35x |
發(fā)布緊急采購，3分鐘左右您將得到回復。