- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄378481 > CY23S09 (Cypress Semiconductor Corp.) Low-Cost 3.3V Spread Aware Zero Delay Buffer(低價(jià)格3.3V Spread Aware零延遲緩沖器) PDF資料下載
參數(shù)資料
| 型號(hào)： | CY23S09 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | Low-Cost 3.3V Spread Aware Zero Delay Buffer(低價(jià)格3.3V Spread Aware零延遲緩沖器) |
| 中文描述： | 低成本3.3V的價(jià)差意識(shí)到零延遲緩沖器（低價(jià)格3.3蔓延意識(shí)到零延遲緩沖器） |
| 文件頁(yè)數(shù)： | 1/9頁(yè) |
| 文件大?。?/td> | 207K |
| 代理商： | CY23S09 |
Low-Cost 3.3V Spread Aware Zero Delay Buffer
CY23S09
CY23S05
Cypress Semiconductor Corporation
Document #: 38-07296 Rev. *C
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised September 21, 2004
Features
10-MHz to 100-/133-MHz operating range, compatible
with CPU and PCI bus frequencies
Zero input-output propagation delay
Multiple low-skew outputs
— Output-output skew less than 250 ps
— Device-device skew less than 700 ps
— One input drives five outputs (CY23S05)
— One input drives nine outputs, grouped as 4 + 4 + 1
(CY23S09)
Less than 200 ps cycle-to-cycle jitter is compatible with
Pentium
-based systems
Test Mode to bypass PLL (CY23S09 only, see Select
Input Decoding table on page 2)
Available in space-saving 16-pin, 150-mil SOIC, 4.4 mm
TSSOP, and 150-mil SSOP ( CY23S09) or 8-pin, 150-mil
SOIC package (CY23S05)
3.3V operation, advanced 0.65
μ
CMOS technology
Spread Aware
Functional Description
The CY23S09 is a low-cost 3.3V zero delay buffer designed to
distribute high-speed clocks and is available in a 16-pin SOIC
package. The CY23S05 is an eight-pin version of the
CY23S09. It accepts one reference input, and drives out five
low-skew clocks. The -1H versions of each device operate at
up to 100-/133-MHz frequencies, and have higher drive than
the -1 devices. All parts have on-chip PLLs that lock to an input
clock on the REF pin. The PLL feedback is on-chip and is
obtained from the CLKOUT pad.
The CY23S09 has two banks of four outputs each, which can
be controlled by the Select inputs as shown in the Select Input
Decoding table on page 2. If all output clocks are not required,
Bank B can be three-stated. The select inputs also allow the
input clock to be directly applied to the outputs for chip and
system testing purposes.
The CY23S09 and CY23S05 PLLs enter a power-down mode
when there are no rising edges on the REF input. In this state,
the outputs are three-stated and the PLL is turned off, resulting
in less than 12.0
μ
A of current draw (for commercial temper-
ature devices) and 25.0
μ
A (for industrial temperature
devices). The CY23S09 PLL shuts down in one additional
case, as shown in the table below.
Multiple CY23S09 and CY23S05 devices can accept the same
input clock and distribute it. In this case, the skew between the
outputs of two devices is guaranteed to be less than 700 ps.
All outputs have less than 200 ps of cycle-to-cycle jitter. The
input to output propagation delay on both devices is
guaranteed to be less than 350 ps, and the output to output
skew is guaranteed to be less than 250 ps.
The CY23S05/CY23S09 is available in two different configu-
rations, as shown in the ordering information on page 6. The
CY23S05-1/CY23S09-1 is the base part. The CY23S05-1H/
CY23S09-1H is the high-drive version of the -1, and its rise
and fall times are much faster than -1.
Block Diagram
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
REF
CLKA1
CLKA2
V
DD
GND
CLKB1
CLKB2
S2
CLKOUT
CLKA4
CLKA3
V
DD
GND
CLKB4
CLKB3
S1
SOIC/TSSOP/SSOP
Top View
Pin Configuration
1
2
3
4
5
8
7
6
REF
CLK2
CLK1
GND
V
DD
CLK3
CLKOUT
CLK4
SOIC
Top View
PLL
MUX
Select Input
Decoding
REF
S2
S1
CLKA1
CLKA2
CLKA3
CLKA4
CLKB1
CLKB2
CLKB3
CLKB4
CLKOUT
PLL
REF
CLK1
CLK2
CLK3
CLK4
CLKOUT
CY23S09
CY23S05
CY23S09
CY23S05
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY24130-1 | HOTLink SMPTE Receiver Training Clock |
| CY24130 | HOTLink SMPTE Receiver Training Clock |
| CY24130-2 | HOTLink SMPTE Receiver Training Clock |
| CY24130ZXC-1 | Coaxial Cable; Impedance:75ohm; Conductor Size AWG:30; No. Strands x Strand Size:7 x 38; Jacket Material:Polyvinylchloride (PVC); Leaded Process Compatible:Yes RoHS Compliant: Yes |
| CY24130ZXC-1T | Coaxial Cable; Impedance:75ohm; Conductor Size AWG:30; No. Strands x Strand Size:7 x 38; Jacket Material:Polyvinylchloride (PVC); Conductor Material:Copper; Conductor Plating:Tin; Jacket Color:Matte Black RoHS Compliant: Yes |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY23S09_04 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Low-Cost 3.3V Spread Aware⑩ Zero Delay Buffer |
| CY23S09_09 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Low Cost 3.3V Spread Aware Zero Delay Buffer |
| CY23S09OC-1 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Low Cost 3.3V Spread Aware Zero Delay Buffer |
| CY23S09OC-1H | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Low Cost 3.3V Spread Aware Zero Delay Buffer |
| CY23S09OXC-1 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Low Cost 3.3V Spread Aware Zero Delay Buffer |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。