參數(shù)資料
型號(hào): CY28551LFXC
廠商: Silicon Laboratories Inc
文件頁(yè)數(shù): 3/28頁(yè)
文件大?。?/td> 0K
描述: IC CLOCK INTEL/AMD SIS VIA 64QFN
標(biāo)準(zhǔn)包裝: 260
類型: 時(shí)鐘/頻率發(fā)生器
PLL:
主要目的: Intel CPU,AMD CPU
輸入: 晶體
輸出: HCSL,LVCMOS
電路數(shù): 1
比率 - 輸入:輸出: 1:23
差分 - 輸入:輸出: 無(wú)/是
頻率 - 最大: 400MHz
電源電壓: 3.135 V ~ 3.465 V
工作溫度: 0°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 64-VFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 64-QFN(9x9)
包裝: 托盤
CY28551
.................... Document #: 001-05675 Rev. *C Page 11 of 28
4
0
R/W
WD_Alarm
WD_Alarm is set to ‘1’ when the watchdog times out. It is reset to ‘0’ when
the system clears the WD_TIMER time stamp
3
0
R/W
WD_TIMER2
Watchdog timer time stamp selection
000: Reserved (test mode)
001: 1 * Time_Scale
010: 2 * Time_Scale
011: 3 * Time_Scale
100: 4 * Time_Scale
101: 5 * Time_Scale
110: 6 * Time_Scale
111: 7 * Time_Scale
2
0
R/W
WD_TIMER1
1
0
R/W
WD_TIMER0
0
R/W
WD_EN
Watchdog timer enable. When the bit is asserted, Watchdog timer is
triggered and time stamp of WD_Timer is loaded
0 = Disable, 1 = Enable
Byte 13: Control Register 13
Bit
@Pup
Type
Name
Description
Byte 14: Control Register 14
Bit
@Pup
Type
Name
Description
7
0
R/W
CPU_DAF_N7
If Prog_CPU_EN is set, the values programmed in CPU_DAF_N[8:0] and
CPU_DAF_M[6:0] will be used to determine the CPU output frequency.
The setting of the FS_Override bit determines the frequency ratio for CPU
and other output clocks. When it is cleared, the same frequency ratio
stated in the Latched FS[E:A] register will be used. When it is set, the
frequency ratio stated in the FSEL[3:0] register will be used
6
0
R/W
CPU_DAF_N6
5
0
R/W
CPU_DAF_N5
4
0
R/W
CPU_DAF_N4
3
0
R/W
CPU_DAF_N3
2
0
R/W
CPU_DAF_N2
1
0
R/W
CPU_DAF_N1
0
R/W
CPU_DAF_N0
Byte 15: Control Register 15
Bit
@Pup
Type
Name
Description
7
0
R/W
CPU_DAF_N8
If Prog_CPU_EN is set, the values programmed in CPU_DAF_N[8:0] and
CPU_DAF_M[6:0] will be used to determine the CPU output frequency.
The setting of the FS_Override bit determines the frequency ratio for CPU
and other output clocks. When it is cleared, the same frequency ratio
stated in the Latched FS[E:A] register will be used. When it is set, the
frequency ratio stated in the FSEL[3:0] register will be used.
6
0
R/W
CPU_DAF_M6
5
0
R/W
CPU_DAF_M5
4
0
R/W
CPU_DAF_M4
3
0
R/W
CPU_DAF_M3
2
0
R/W
CPU_DAF_M2
1
0
R/W
CPU_DAF_M1
0
R/W
CPU_DAF_M0
相關(guān)PDF資料
PDF描述
CY2SSTV855ZXI IC CLOCK DIFFDRV PLL DDR 28TSSOP
CY2SSTV857ZXI-27 IC CLK DDR266/333BUF1:10 48TSSOP
CY2SSTV857ZXI-32 IC CLK DDR266/333BUF1:10 48TSSOP
CY505YC64DT IC CLK CK505 BROADWATER 64TSSOP
CYW150OXC IC CLOCK 440BX AGP 56SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY28551LFXC-3 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 Universal System Clk Intel AMD SiS Via RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
CY28551LFXC-3T 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 Universal System Clk Intel AMD SiS Via RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
CY28551LFXCT 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 Universal System Clk Intel AMD SiS Via RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
CY2862-000 制造商:TE Connectivity 功能描述:82A0111-4-9-G110
CY2863-000 制造商:TE Connectivity 功能描述:82A0111-8-9-G110 - Bulk