參數(shù)資料
型號(hào): CY28551LFXC-3T
廠商: Silicon Laboratories Inc
文件頁數(shù): 22/28頁
文件大?。?/td> 0K
描述: IC CLOCK INTEL/AMD SIS VIA 56QFN
標(biāo)準(zhǔn)包裝: 2,000
類型: 時(shí)鐘/頻率發(fā)生器
PLL:
主要目的: Intel CPU,AMD CPU
輸入: 晶體
輸出: HCSL,LVCMOS
電路數(shù): 1
比率 - 輸入:輸出: 1:20
差分 - 輸入:輸出: 無/是
頻率 - 最大: 400MHz
電源電壓: 3.135 V ~ 3.465 V
工作溫度: 0°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 56-VFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 56-QFN(8x8)
包裝: 帶卷 (TR)
CY28551-3
......................Document #: 001-05677 Rev. *D Page 3 of 28
31
**DOC2
I, PD
Dynamic Over Clocking pin
0 = normal, 1 = Frequency will be changed depend on DOC register. Internal 150k
pull-down.
32
VSSCPU
GND
Ground for outputs.
33
O, DIF Complement Differential CPU clock output.
Intel type SR output buffer.
34
CPUT1
O, DIF True Differential CPU clock output.
Intel type SR output buffer.
35
VDDCPU
PWR
3.3V power supply for outputs.
36
CPUC0
O, DIF Complement Differential CPU clock output.
Intel type SR output buffer.
37
CPUT0
O, DIF True Differential CPU clock output.
Intel type SR output buffer.
38
VTT_PWRGD#/PD
I
3.3V LVTTL input. This pin is a level-sensitive strobe used to latch the HW strapping
pin inputs. After asserting VTT_PWRGD# (active LOW), this pin becomes a
real-time input for asserting power-down (active HIGH)
39
SDATA
I/O
SMBus compatible SDATA
40
SCLK
I
SMBus compatible SCLOCK.
41
VDDREF
PWR
3.3V power supply for outputs.
42
XOUT
O
14.318-MHz Crystal Output
43
XIN
I
14.318-MHz Crystal Input
44
VSSREF
GND
Ground for outputs.
45
**MODE/REF2
I/O, SE,
PD
3.3V-tolerant input for selecting output/14.318-MHz REF clock output. Internal 150k
pull-down
0 = Desktop, 1 = Notebook
Intel Type-5 output buffer
46
**FSC/REF1
I/O,PD,
SE
3.3V-tolerant input for CPU frequency selection/14.318-MHz REF clock output.
Internal 150k pull-down
Intel Type-5 output buffer
Refer to DC Electrical Specifications table for Vil_FS and Vih_FS specifications.
47
**FSD/REF0
I/O,PD,
SE
3.3V-tolerant input for CPU frequency selection/14.318-MHz REF clock output.
Internal 150k pull-down
Intel Type-5 output buffer
Refer to DC Electrical Specifications table for Vil_FS and Vih_FS specifications.
48
RESET_I#/SRESE
T#
I/O, OD 3.3V-tolerant input for reset all of registers to default setting.
3.3V LVTTL output for watchdog reset signal
49
**DOC1
I, PD
Dynamic Over Clocking pin
0 = normal, 1 = Frequency will be changed depend on DOC register. Internal 150k
pull-down
50
**CLKREQ#B/PCI0 I/O,SE,
PD
3.3V tolerant LVTTL input for Output enable of PCIEX 4,5 via register
selection/33-MHz clock output. Internal 150k pull-down
Intel Type-3A output buffer
51
**CLKREQ#A/PCI1 I/O,SE,
PD
3.3V-tolerant LVTTL input for Output enable of PCIEX 6,7 via register
selection/33-MHz clock output. Internal 150K pull-down
Intel Type-3A output buffer
52
VSSPCI
GND
Ground for outputs.
53
**FSA/PCI2
I/O, PD 3.3V-tolerant input for CPU frequency selection/33-MHz clock output. Internal 150k
pull-down
Intel Type-3A output buffer
Refer to DC Electrical Specifications table for Vil_FS and Vih_FS specifications
Pin Description (continued)
Pin No.
Name
Type
Description
相關(guān)PDF資料
PDF描述
CY28551LFXC IC CLOCK INTEL/AMD SIS VIA 64QFN
CY2SSTV855ZXI IC CLOCK DIFFDRV PLL DDR 28TSSOP
CY2SSTV857ZXI-27 IC CLK DDR266/333BUF1:10 48TSSOP
CY2SSTV857ZXI-32 IC CLK DDR266/333BUF1:10 48TSSOP
CY505YC64DT IC CLK CK505 BROADWATER 64TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY28551LFXCT 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 Universal System Clk Intel AMD SiS Via RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
CY2862-000 制造商:TE Connectivity 功能描述:82A0111-4-9-G110
CY2863-000 制造商:TE Connectivity 功能描述:82A0111-8-9-G110 - Bulk
CY28800 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:100-MHz Differential Buffer for PCI Express and SATA
CY28800OXC 功能描述:時(shí)鐘緩沖器 PCI Express & Sata Diff Buffer 100MHz RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲(最大值): 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel