- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2067 > CY28508OXC (Silicon Laboratories Inc)IC CLOCK SSCG 3DIFF PAIR 28SSOP PDF資料下載
參數(shù)資料
| 型號： | CY28508OXC |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 12/13頁 |
| 文件大小： | 0K |
| 描述： | IC CLOCK SSCG 3DIFF PAIR 28SSOP |
| 標準包裝： | 47 |
| 類型： | * |
| PLL： | 是 |
| 輸入： | 晶體 |
| 輸出： | 時鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:4 |
| 差分 - 輸入:輸出： | 無/是 |
| 頻率 - 最大： | 333.3MHz |
| 除法器/乘法器： | 是/無 |
| 電源電壓： | 2.375 V ~ 3.465 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | * |
| 封裝/外殼： | * |
| 供應商設備封裝： | * |
| 包裝： | * |
CY28508
........................ Document #: 38-07534 Rev. *F Page 8 of 13
Calculating Load Capacitors
In addition to the standard external trim capacitors, trace
capacitance and pin capacitance must also be considered to
correctly calculate crystal loading. As mentioned previously,
the capacitance on each side of the crystal is in series with the
crystal. This means the total capacitance on each side of the
crystal must be twice the specified crystal load capacitance
(CL). While the capacitance on each side of the crystal is in
series with the crystal, trim capacitors (Ce1,Ce2) should be
calculated to provide equal capacitive loading on both sides.
As mentioned previously, the capacitance on each side of the
crystal is in series with the crystal. This mean the total capac-
itance on each side of the crystal must be twice the specified
load capacitance (CL). While the capacitance on each side of
the crystal is in series with the crystal, trim capacitors (Ce1,
Ce2) should be calculated to provide equal capacitive loading
on both sides.
Use the following formulas to calculate the trim capacitor
values for Ce1 and Ce2.
CL....................................................Crystal load capacitance
CLe......................................... Actual loading seen by crystal
using standard value trim capacitors
Ce..................................................... External trim capacitors
Cs ........................................... Stray capacitance (trace, etc.)
Ci ........... Internal capacitance (lead frame, bond wires, etc.)
CPU_STOP# Clarification
The CPU_STOP# signal is an active LOW input used for
synchronous stopping and starting of the CPU output clocks
while the rest of the clock generator continues to function. The
REF output is not affected by the CPU_STOP# signal.
CPU_STOP# Assertion
When CPU_STOP# pin is asserted, all CPUT/C outputs will be
stopped after being sampled by two rising edges of the CPUT
clocks. The final state of the stopped CPU signals is CPUT =
LOW and CPU0C = HIGH.
XTA L
Ce2
Ce1
Cs1
Cs2
X1
X2
Ci1
Ci2
Clock Chip
Trace
2.8pF
Trim
33pF
Pin
3 to 6p
Figure 3. Crystal Loading Example
Load Capacitance (each side)
Total Capacitance (as seen by the crystal)
Ce = 2 * CL - (Cs + Ci)
Ce1 + Cs1 + Ci1
1
+
Ce2 + Cs2 + Ci2
1
()
1
=
CLe
2.0V
V DD_ A L L
CP UT
CP UC
RE F
<1.2 m s ec
LO C K
Figure 4. Power-up Signal Timing
相關PDF資料 |
PDF描述 |
|---|---|
| CY2SSTV850ZI | IC CLOCK DIFFDRV PLL DDR 48TSSOP |
| D2-24044-MR | IC DGTL AMP AUDIO PWR D 38HTSSOP |
| D2-45157-QR | IC DGTL AMP PWM CTRLR 68QFN |
| DS1080CLU+ | IC CRYSTAL MULTIPLIER SS 8-MSOP |
| DS1080LU+A00 | IC CRYSTAL MULT SS 8-USOP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CY28508OXCT | 功能描述:時鐘發(fā)生器及支持產品 Power PC RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
| CY28510 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Peripheral I/O Clock Generator |
| CY28510OC | 制造商:Rochester Electronics LLC 功能描述:PERIPHERAL I/O CLOCK GENERATOR - Bulk |
| CY28510OCT | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Peripheral I/O Clock Generator |
| CY28512ZC-2 | 制造商:Cypress Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。