- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379007 > CY28400OCT (CYPRESS SEMICONDUCTOR CORP) 100-MHz Differential Buffer for PCI Express and SATA PDF資料下載
參數(shù)資料
| 型號(hào)： | CY28400OCT |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | 時(shí)鐘及定時(shí) |
| 英文描述： | 100-MHz Differential Buffer for PCI Express and SATA |
| 中文描述： | 28400 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| 封裝： | 5.30 MM, SSOP-28 |
| 文件頁數(shù)： | 8/14頁 |
| 文件大?。?/td> | 245K |
| 代理商： | CY28400OCT |
CY28400
Document #: 38-07591 Rev. **
Page 8 of 14
Output Enable Clarification
The outputs may be disabled in two ways, via writing a ‘0’ to
SMBus register bit corresponding to output of interest or by
asserting an OE input pin low. In both methods, if SMBus
registered bit has been written low or the OE pin is low or both,
the output of interest will be three-stated. The assertion and
deassertion of this signal is asynchronous.
OE Assertion
(Transition from ‘0’ to ‘1’)
All differential outputs that were three-stated will resume
normal operation in a glitch-free manner. The maximum
latency from the assertion to active outputs is between 2–6 DIF
clock periods. In addition, DIFT clocks will be driven high within
10 ns of OE assertion to a voltage greater than 200 mV.
OE Deassertion
(Transition from ‘1’ to ‘0’)
The impact of de- asserting OE is each corresponding output
will transition from normal operation to three-state in a
glitch-free manner. The maximum latency from the
deassertion to three-stated outputs is between 2–6 DIF clock
periods.
SRC_DIV2# Clarification
The SRC_DIV2# feature is used to configure the DIF output
mode to be equal to the SRCT_IN input frequency or half the
input frequency in a glitch-free manner. The SRC_DIV2#
function may be implemented by writing a ‘0’ to SMBus register
bit.
SRC_DIV2# Assertion
The impact of writing a ‘0’ to the SRC_DIV/2 register bit is all
DIF outputs will transition cleanly in a glitch-free manner from
normal operation (output frequency equal to input) to half the
input frequency within 2–6 DIF clock periods.
DIFC (Stoppable)
DIFC(Free Running
DIFT(Free Running
PWRDWN#
1mS
SRC_STOP#
DIFT (Stoppable)
Figure 6. SRC_STOP# = Three-state, PWRDWN# = Driven
DIFC(Free Running
DIFT(Free Running
DIFT (Stoppable)
DIFC (Stoppable)
PWRDWN#
1mS
SRC_STOP#
Figure 7. SRC_STOP# = Three-state, PWRDWN# = Three-state
Table 6. OE Functionality
OE (Pin)
1
1
0
0
OE (SMBus Bit)
1
0
1
0
DIFT
Normal
Three-state
Three-state
Three-state
DIFC
Normal
Three-state
Three-state
Three-state
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY28401 | 100-MHz Differential Buffer for PCI Express and SATA |
| CY28401OC | 100-MHz Differential Buffer for PCI Express and SATA |
| CY28401OCT | 100-MHz Differential Buffer for PCI Express and SATA |
| CY28405 | CK409-Compliant Clock Synthesizer |
| CY28405OXCT | CK409-Compliant Clock Synthesizer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY28400OXC | 功能描述:時(shí)鐘緩沖器 100 MHz Diff Buffer PCI Express & SATA RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| CY28400OXC-2 | 功能描述:時(shí)鐘緩沖器 PCIe buffer 1in 4out RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| CY28400OXC-2T | 功能描述:時(shí)鐘緩沖器 PCIe buffer 1in 4out RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| CY28400OXCT | 功能描述:時(shí)鐘緩沖器 100 MHz Diff Buffer PCI Express & SATA RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| CY28400OXI-2 | 功能描述:時(shí)鐘緩沖器 PCIe buffer 1in 4out RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。