- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378482 > CY28326OXCT (CYPRESS SEMICONDUCTOR CORP) Single Pole Normally Open: 1-Form-A PDF資料下載
參數(shù)資料
| 型號： | CY28326OXCT |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | XO, clock |
| 英文描述： | Single Pole Normally Open: 1-Form-A |
| 中文描述： | 333.3 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 封裝： | LEAD FREE, SSOP-48 |
| 文件頁數(shù)： | 9/23頁 |
| 文件大?。?/td> | 288K |
| 代理商： | CY28326OXCT |
CY28326
Document #: 38-07616 Rev. *A
Page 9 of 23
Byte 10: Control Register
Bit
7
6
5
4
3
2
1
0
@Pup
0
0
0
0
0
0
0
0
Name/Pin Affected
CPU_FSEL_N8
CPU_FSEL_M6
CPU_FSEL_M5
CPU_FSEL_M4
CPU_FSEL_M3
CPU_FSEL_M2
CPU_FSEL_M1
CPU_FSEL_M0
Description
Dial-A-Frequency Enable bit is set, the values programmed in
CPU_FSEL_N[8:0] and CPU_FSEL_M[6:0] will be used to determine the
CPU output frequency.
This setting of the FS_Override bit determines the frequency ratio for CPU
and other output clocks. When it is cleared, the same frequency ratio
stated in the latched FS[D:A] register will be used. When it is set, the
frequency ratio stated in the SEL[3:0] register will be used.
Byte 11: Control Register
Bit
7
@Pup
0
Name/Pin Affected
Dial_A_Frequency
Enable
WD Timer Reload & Reset To enable this function the register bit must first be set to “0”
before toggling to “1”
0 = Do not reload, 1 =Reset timer but continue to count.
Test bit
Don’t change, Default =1
Description
Dial-A-Frequency output frequencies enabled
0 = Disabled, 1 = Enabled
6
0
5
1
4
0
Test bit
Don’t change, Default =0
3
0
Test bit
Don’t change, Default =0
2
0
Test bit
Don’t change, Default =0
1
HW
24-48 M_SEL
“0” = 48 MHz, “1” = 24 MHz, default = “0”, level can be change during BIOS
boot up only. System will hang if this configuration is changed after system
boots.
Don’t change, Default =1
0
1
Test bit
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY28341-2 | Universal Clock Chip for VIA P4M/KT/KM400 DDR Systems |
| CY29962 | 2.5V/3.3V, 150-MHz Multi-Output Zero Delay Buffer |
| CY30 | Sensor interface for an inductive engine wheel speed single rotation sensor |
| CY37128V | 5V, 3.3V, ISR⑩ High-Performance CPLDs |
| CY37256V | 5V, 3.3V, ISR⑩ High-Performance CPLDs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY28326SPC | 制造商:Cypress Semiconductor 功能描述: |
| CY28329 | 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:133 MHz Spread Spectrum Clock Synthesizer/Driver with Differential CPU Outputs |
| CY28329OXC | 功能描述:時鐘驅(qū)動器及分配 Intel CK-408B for Plumas chipset RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| CY28329OXCT | 功能描述:時鐘驅(qū)動器及分配 Intel CK-408B for Plumas chipset RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| CY28329PVC | 制造商:Cypress Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。