- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378482 > CY28326OXC (CYPRESS SEMICONDUCTOR CORP) Single Pole Normally Open: 1-Form-A PDF資料下載
參數(shù)資料
| 型號： | CY28326OXC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | XO, clock |
| 英文描述： | Single Pole Normally Open: 1-Form-A |
| 中文描述： | 333.3 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 封裝： | LEAD FREE, SSOP-48 |
| 文件頁數(shù)： | 11/23頁 |
| 文件大?。?/td> | 288K |
| 代理商： | CY28326OXC |
CY28326
Document #: 38-07616 Rev. *A
Page 11 of 23
Use the following formulas to calculate the trim capacitor
values fro Ce1 and Ce2.
CL ..................................................Crystal load capacitance
CLe ................................................Actual loading seen by
crystal using standard value trim capacitors
Ce ..................................................External trim capacitors
Cs...........................................CStray capacitance (trace,etc)
Ci ............. Internal capacitance (lead frame, bond wires etc)
PD# (Power-down) Clarification
The PD# (Power Down) pin is used to shut off ALL clocks prior
to shutting off power to the device. PD# is an asynchronous
active LOW input. This signal is synchronized internally to the
device powering down the clock synthesizer. PD# is an
asynchronous function. When PD# is low, all clocks are driven
to a LOW value and held there and the VCO and PLLs are also
powered down. All clocks are shut down in a synchronous
manner so as not to cause glitches while transitioning to the
low ‘stopped’ state.
PD# – Assertion
When PD# is sampled low by two consecutive rising edges of
CPUC clock then all clock outputs (except CPU) clocks must
be held low on their next high to low transition. CPU clocks
must be driven high with a value of 2x Iref and CPUC undriven.
Due to the state of internal logic, stopping and holding the REF
clock outputs in the LOW state may require more than one
clock cycle to complete
Load Capacitance (each side)
Total Capacitance (as seen by the crystal)
Ce
= 2 * CL - (Cs + Ci)
Ce1 + Cs1 + Ci1
1
+
Ce2 + Cs2 + Ci2
1
(
)
1
=
CLe
PD#
AGP, 66MHz
48MHz
PCI, 33MHz
REF, 14.31818
SRC, 25MHz
CPUC,
133MHz
CPUT, 133MHz
Figure 3. Power-down Assertion Timing Waveforms
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY28326OXCT | Single Pole Normally Open: 1-Form-A |
| CY28341-2 | Universal Clock Chip for VIA P4M/KT/KM400 DDR Systems |
| CY29962 | 2.5V/3.3V, 150-MHz Multi-Output Zero Delay Buffer |
| CY30 | Sensor interface for an inductive engine wheel speed single rotation sensor |
| CY37128V | 5V, 3.3V, ISR⑩ High-Performance CPLDs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY28326OXCT | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:FTG for VIA PT880 Serial Chipset |
| CY28326SPC | 制造商:Cypress Semiconductor 功能描述: |
| CY28329 | 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:133 MHz Spread Spectrum Clock Synthesizer/Driver with Differential CPU Outputs |
| CY28329OXC | 功能描述:時鐘驅(qū)動器及分配 Intel CK-408B for Plumas chipset RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| CY28329OXCT | 功能描述:時鐘驅(qū)動器及分配 Intel CK-408B for Plumas chipset RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。