- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379002 > CY25200ZXC (Cypress Semiconductor Corp.) Paired Cable; Number of Conductors:24; Conductor Size AWG:24; No. Strands x Strand Size:7 x 32; Jacket Material:Polyvinylchloride (PVC); Number of Pairs:12; Conductor Material:Copper; Features:Traditional Analog Audio Applications RoHS Compliant: Yes PDF資料下載
參數(shù)資料
| 型號： | CY25200ZXC |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | Paired Cable; Number of Conductors:24; Conductor Size AWG:24; No. Strands x Strand Size:7 x 32; Jacket Material:Polyvinylchloride (PVC); Number of Pairs:12; Conductor Material:Copper; Features:Traditional Analog Audio Applications RoHS Compliant: Yes |
| 中文描述： | 可編程擴(kuò)頻時鐘發(fā)生器減少電磁干擾 |
| 文件頁數(shù)： | 4/11頁 |
| 文件大?。?/td> | 280K |
| 代理商： | CY25200ZXC |
CY25200
Document #: 38-07633 Rev. *A
Page 4 of 11
The CLKSEL control pin enables the user to change the output
frequency from one frequency (e.g., frequency A) to another
frequency (e.g., frequency B). These must be related
frequencies that can be derived off of a common VCO
frequency, e.g., 33.333 MHz and 66.666 MHz can both be
derived from a VCO = 400 MHz and dividing it down by 12 and
6 respectively.
Table 3
shows an example of how this can be
implemented. The VCO frequency range is 100–400MHz. The
CY25200 has two separate dividers, Divider 1 and Divider 2,
these two can be loaded to have any number between 2 and
130 providing two different but related frequencies as
explained above.
In the above example SSCLK5 (pin 14) and SSCLK6(pin 15)
are used as output clocks, however they could have been
used as control signals.
See
Figure 2
for the pinout.
Input Frequency (XIN, pin 1 and XOUT
,
pin 16)
The input to the CY25200 can be a crystal or a clock. The input
frequency range for crystals is 8 to 30 MHz, and for clock sig-
nal is 8 to 166 MHz.
C
XIN
and C
XOUT
(pin 1 and pin 16)
The load capacitors at pin 1 (
C
XIN
) and pin 16 (
C
XOUT
) can be
programmed from 12 pF to 60 pF with 0.5-pF increments. The
programmed value of these on-chip crystal load capacitors are
the same (XIN = XOUT = 12 to 60 pF).
The required values of
C
XIN
and
C
XOUT
for matching crystal
load (CL) can be calculated using the following formula:
C
XIN
= C
XOUT
= 2C
L
– C
P
Where C
L
is the crystal load capacitor as specified by the crys-
tal manufacturer and C
P
is the parasitic PCB capacitance.
For example, if a fundamental 16-MHz crystal with C
L
of 16 pF
is used and C
P
is 2 pF, C
XIN
and C
XOUT
can be calculated as:
C
XIN
= C
XOUT
= (2 x 16) – 2 = 30 pF.
If using a driven reference clock, set C
XIN
and
C
XOUT
to the
minimum value 12 pF.
Output Frequency (SSCLK1 through SSCLK6 Outputs)
All of the SSCLK outputs are produced by synthesizing the
input reference frequency using a PLL and modulating the
VCO frequency. SSCLK[1:4] can be programmed to be only
output clocks (SSCLK). SSCLK5 and SSCLK6 can also be
programmed to function the same as SSCLK[1:4] or a buffered
copy of the input reference (REFOUT) or they can be
programmed to be a control pin as discussed in the control
pins section. To utilize the 2.5V output drive option on
SSCLK[1:4], VDDL must be connected to a 2.5V power supply
(SSCLK[1:4] outputs are powered by VDDL). When using the
2.5V output drive option, the maximum output frequency on
SSCLK[1:4] is 166MHz.
Spread Percentage (SSCLK1 through SSCLK6 Outputs)
The SSCLK frequency can be programmed at any percentage
value from ±0.25% to ±2.5% for Center Spread and from
–0.5% to –5.0% Down Spread.
Frequency Modulation
The frequency modulation is programmed at 31.5 kHz for all
SSCLK frequencies from 3 to 200 MHz. Contact the factory if
a higher modulation frequency is required.
Table 3. Using Clock Select, CLKSEL Control Pin
Input Freq.
(MHz)
14.318
CLKSEL
(Pin 4)
CLKSEL = 0
CLKSEL = 1
SSCLK1
(Pin 7)
33.33
66.66
SSCLK2
(Pin 8)
33.33
66.66
SSCLK3
(Pin 9)
33.33
66.66
SSCLK4
(Pin 12)
33.33
66.66
REFOUT
(Pin 14)
14.318
14.318
REFOUT
(Pin 15)
14.318
14.318
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
VSS
VSSL
SSON
33.33/66.66MHz
33.33/66.66MHz
14.318MHz
XOUT
VDD
AVDD
CLKSEL
AVSS
33.33/66.66MHz
REFOUT(14.318MHz)
REFOUT(14.318MHz)
VDDL
33.33/66.66MHz
Figure 2.
Table 3
Configuration Pinout
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY25566 | Spread Spectrum Clock Generator |
| CY25566SCT | Spread Spectrum Clock Generator |
| CY25566SC | Spread Spectrum Clock Generator |
| CY25702XZZZ | Programmable High-Frequency Crystal Oscillator (XO) |
| CY25702 | Programmable High-Frequency Crystal Oscillator (XO) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY25200ZXC_XXXW | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Programmable Spread Spectrum Clock Generator for EMI Reduction |
| CY25200ZXC_XXXWT | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Programmable Spread Spectrum Clock Generator for EMI Reduction |
| CY25200-ZXC001A | 制造商:Cypress Semiconductor 功能描述: |
| CY25200-ZXC002A | 制造商:Rochester Electronics LLC 功能描述:PROGRAMMABLE SPREAD SPECTRUM CLOCK GENERATOR. TSSOP16 - Bulk 制造商:Cypress Semiconductor 功能描述: |
| CY25200-ZXC002AT | 功能描述:鎖相環(huán) - PLL Spectrum Clk Genratr COM RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。