- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄379002 > CY241V8A-01 (Cypress Semiconductor Corp.) MPEG Clock Generator with VCXO(帶VCXO的MPEG時(shí)鐘發(fā)生器) PDF資料下載
參數(shù)資料
| 型號(hào)： | CY241V8A-01 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | MPEG Clock Generator with VCXO(帶VCXO的MPEG時(shí)鐘發(fā)生器) |
| 中文描述： | 的MPEG時(shí)鐘發(fā)生器，石英振蕩器（帶石英振蕩器的時(shí)鐘發(fā)生器的MPEG） |
| 文件頁(yè)數(shù)： | 1/6頁(yè) |
| 文件大?。?/td> | 67K |
| 代理商： | CY241V8A-01 |
MPEG Clock Generator with VCXO
CY241V08A-01,04
CY241V8A-01
Cypress Semiconductor Corporation
Document #: 38-07656 Rev. *C
198 Champion Court
San Jose
,
CA 95134-1709
408-943-2600
Revised December 14, 2005
Features
Integrated phase-locked loop (PLL)
Low-jitter, high-accuracy outputs
VCXO with analog adjust
3.3V operation
Compatible with MK3727 (–1, –4)
Application compatibility for a wide variety of designs
Enables design compatibility
Lower drive strength settings (CY241V08A–04)
Benefits
Digital VCXO control
Second source for existing designs
Highest-performance PLL tailored for multimedia applica-
tions
Meets critical timing requirements in complex system
designs
Part
Number
Outputs
1
Input Frequency Range
13.5-MHz pullable crystal input per
Cypress specification
13.5-MHz pullable crystal input per
Cypress specification
Output
Frequencies
1 copy of 27 MHz linear
VCXO Control
Curve
Other Features
Compatible with MK3727
CY241V08A-01
CY241V08A-04
1
1 copy of 27 MHz linear
Same as CY241V08A-01
except lower drive
strength settings
CY241V08A-01,-04 Logic Block Diagram
13.5 XIN
XOUT
OUTPUT
DIVIDERS
PLL
OSC
VCXO
Q
P
VCO
VDD VSS
Φ
27 MHz
8-pin SOIC
CY241V08A-01,-04
1
2
3
4
XOUT
NC or VSS
NC or VDD
XIN
VDD
VCXO
VSS
27 MHz
5
6
7
8
Pin Configurations
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY241V08A-01 | MPEG Clock Generator with VCXO(帶VCXO的MPEG時(shí)鐘發(fā)生器) |
| CY241V08A-04 | MPEG Clock Generator with VCXO(帶VCXO的MPEG時(shí)鐘發(fā)生器) |
| CY241V8A-02 | MPEG Clock Generator with VCXO(帶VCXO的MPEG時(shí)鐘發(fā)生器) |
| CY241V08A-02 | MPEG Clock Generator with VCXO(帶VCXO的MPEG時(shí)鐘發(fā)生器) |
| CY24207 | MediaClock PDP Clock Generator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY241V8AKSXC-01 | 制造商:Cypress Semiconductor 功能描述: |
| CY241V8AKSXC-11 | 制造商:Cypress Semiconductor 功能描述: |
| CY241V8AKSXC-45 | 制造商:Cypress Semiconductor 功能描述: |
| CY241V8ASXC-01 | 功能描述:鎖相環(huán) - PLL MPEG Clk Genratr COM RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| CY241V8ASXC-01T | 功能描述:鎖相環(huán) - PLL MPEG Clk Genratr COM RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。