- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379002 > CY2313ANZSC-1 (CYPRESS SEMICONDUCTOR CORP) 13 Output, 3.3V SDRAM Buffer for Desktop PCs with 3 DIMMs PDF資料下載
參數(shù)資料
| 型號： | CY2313ANZSC-1 |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 13 Output, 3.3V SDRAM Buffer for Desktop PCs with 3 DIMMs |
| 中文描述： | 2313 SERIES, LOW SKEW CLOCK DRIVER, 13 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| 封裝： | 0.300 INCH, MO-119, SOIC-28 |
| 文件頁數(shù)： | 6/8頁 |
| 文件大?。?/td> | 90K |
| 代理商： | CY2313ANZSC-1 |
CY2313ANZ
Document #: 38-07144 Rev. *A
Page 6 of 8
Application Information
Clock traces must be terminated with either series or parallel termination, as is normally done.
Summary
Surface mount, low-ESR, ceramic capacitors should be used for filtering. Typically, these capacitors have a value of 0.1
μ
F.
In some cases, smaller value capacitors may be required.
The value of the series terminating resistor satisfies the following equation, where Rtrace is the loaded characteristic impedance
of the trace, Rout is the output impedance of the buffer (typically 25
), and Rseries is the series terminating resistor.
Rseries > Rtrace
–
Rout
Footprints must be laid out for optional EMI-reducing capacitors, which should be placed as close to the terminating resistor
as is physically possible. Typical values of these capacitors range from 4.7 pF to 22 pF.
A Ferrite Bead
may
be used to isolate the Board V
from the clock generator V
island. Ensure that the Ferrite Bead offers
greater than 50
impedance at the clock frequency, under loaded DC conditions. Please refer to the application note
“
Layout
and Termination Techniques for Cypress Clock Generators
”
for more details.
If a Ferrite Bead is used, a 10
μ
F
–
22
μ
F tantalum bypass capacitor should be placed close to the Ferrite Bead. This capacitor
prevents power supply droop during current surges.
Application Circuit
C
d
= DECOUPLING CAPACITORS
C
t
= OPTIONAL EMI-REDUCING CAPACITORS
R
s
= SERIES TERMINATING RESISTORS
* CY2280 48 PIN SSOP
(or CY2281 or CY2282)
CY2313A: 28-PIN SOIC
C
d
0.1uF
V
DD
3.3V
V
SS
BUF_IN
V
DD
C
t
SDRAM (0-12)
SDRAM (0-12)
SDATA
SCLK
R
s
SDATA
SCLK
CPUCLK
PCICLK
USBCLK
REF
APIC
R
s
* THIS FREQUENCY SYNTHESIZER IS USED TO
GENERATE CPU, PCI, USB, REF, AND APIC CLOCKS.
Ordering Information
Ordering Code
CY2313ANZSC
–
1
Package
Name
S21
Package Type
Operating
Range
Commercial
28-Pin SOIC
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY2412 | MPEG Clock Generator with VCXO |
| CY2412SC-1 | MPEG Clock Generator with VCXO |
| CY2412SC-1T | MPEG Clock Generator with VCXO |
| CY2412SC-3 | MPEG Clock Generator with VCXO |
| CY2412SC-3T | MPEG Clock Generator with VCXO |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY2313ANZSC-1T | 制造商:Cypress Semiconductor 功能描述:Clock Fanout Buffer 13-OUT 28-Pin SOIC T/R |
| CY2313ANZSXC-1 | 功能描述:時鐘緩沖器 3.3V Non Zero Delay SDRAM Buffer RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| CY2313ANZSXC-1T | 功能描述:時鐘緩沖器 3.3V Non Zero Delay SDRAM Buffer RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| CY2314ANZ | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:14 Output, 3.3V SDRAM Buffer for Desktop PCs with 3 DIMMs |
| CY2314ANZ_08 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:14 Output, 3.3V SDRAM Buffer for Desktop PCs with 3 DIMMs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。