- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378471 > CXD3003 (Sony Corporation) CD Digital Signal Processor with Built-in Digital Servo and DAC PDF資料下載
參數(shù)資料
| 型號： | CXD3003 |
| 廠商： | Sony Corporation |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | CD Digital Signal Processor with Built-in Digital Servo and DAC |
| 中文描述： | CD數(shù)字信號處理器，具有內(nèi)置數(shù)字伺服和DAC |
| 文件頁數(shù)： | 37/137頁 |
| 文件大?。?/td> | 1361K |
| 代理商： | CXD3003 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁
– 37 –
CXD3003R
Command bit
Processing
VCOSEL1 = 0
VCOSEL1 = 1
This setting is valid only when the low-speed VCO is selected by VCO1 CS1 and CS0.
Multiplier PLL VCO1 is set to normal speed.
Multiplier PLL VCO1 is set to approximately twice the normal speed.
Command bit
KSL3
KSL2
Processing
Output of multiplier PLL VCO1 selected by VCO1 CS1 and CS0 is 1/1 frequency-divided.
Output of multiplier PLL VCO1 selected by VCO1 CS1 and CS0 is 1/2 frequency-divided.
Output of multiplier PLL VCO1 selected by VCO1 CS1 and CS0 is 1/4 frequency-divided.
Output of multiplier PLL VCO1 selected by VCO1 CS1 and CS0 is 1/8 frequency-divided.
0
0
1
1
0
1
0
1
See the previous page.
Command
Data 2
MODE
specification
VCO
SEL1
ASHS SOCT
VCO
SEL2
D19
D18
D17
D16
Data 3
KSL3
KSL2
KSL1
KSL0
D15
D14
D13
D12
Command bit
Processing
VCOSEL2 = 0
VCOSEL2 = 1
This setting is valid only when the low-speed VCO is selected by VCO2 CS.
Wide-band PLL VCO2 is set to normal speed.
Wide-band PLL VCO2 is set to approximately twice the normal speed.
Command bit
KSL1
KSL0
Processing
Output of wide-band PLL VCO2 selected by VCO2 CS is 1/1 frequency-divided.
Output of wide-band PLL VCO2 selected by VCO2 CS is 1/2 frequency-divided.
Output of wide-band PLL VCO2 selected by VCO2 CS is 1/4 frequency-divided.
Output of wide-band PLL VCO2 selected by VCO2 CS is 1/8 frequency-divided.
0
0
1
1
0
1
0
1
相關PDF資料 |
PDF描述 |
|---|---|
| CXD3003R | CD Digital Signal Processor with Built-in Digital Servo and DAC |
| CXD3021 | CD Digital Signal Processor with Built-in Digital Servo and DAC |
| CXD3021R | Silver Mica Capacitor; Capacitance:25000pF; Capacitance Tolerance:+/- 1%; Series:CD42; Voltage Rating:500VDC; Capacitor Dielectric Material:Mica; Termination:Radial Leaded; Lead Pitch:27mm; Leaded Process Compatible:Yes RoHS Compliant: Yes |
| CXD3030 | System-on-a-Chip (SoC) Device Supports 48ⅴ Speed CD-ROM Drives |
| CXD3152R | Signal Processor LSI for Single-chip CCD B/W Camera |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CXD3003R | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:CD Digital Signal Processor with Built-in Digital Servo and DAC |
| CXD3005R | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:CD Digital Signal Processor with Built-in Digital Servo and DAC |
| CXD3008Q | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:CD Digital Signal Processor with Built-in Digital Servo |
| CXD3009Q | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:CD Digital Signal Processor |
| CXD3011R-1 | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:CD Digital Signal Processor with Built-in Digital Servo and DAC |
發(fā)布緊急采購，3分鐘左右您將得到回復。