- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378985 > CXD2724AQ-3 (Sony Corporation) Single-Chip Dolby Pro Logic Surround Decoder(單片杜比環(huán)繞邏輯譯碼器) PDF資料下載
參數(shù)資料
| 型號： | CXD2724AQ-3 |
| 廠商： | Sony Corporation |
| 英文描述： | Single-Chip Dolby Pro Logic Surround Decoder(單片杜比環(huán)繞邏輯譯碼器) |
| 中文描述： | 單片杜比定向邏輯環(huán)繞聲解碼器（單片杜比環(huán)繞邏輯譯碼器） |
| 文件頁數(shù)： | 17/65頁 |
| 文件大小： | 490K |
| 代理商： | CXD2724AQ-3 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁
– 17 –
CXD2724AQ-3
5. Microcomputer Interface
[Relevant pins] RVDT, SCK, XLAT, REDY
The CXD2724AQ-3 performs the serial audio interface format setting and the coefficient settings such as
volume and filter by serial data from the microcomputer.
(1) Pin Configuration
The four external pins indicated in the table below are assigned to the microcomputer interface.
Serial data input from microcomputer.
Shift clock for serial data. Input data from RVDT is taken according to the SCK rise.
Interprets the 8 bits of RVDT before this signal rises as transfer mode data, and the
bits before that as address data.
Transfer prohibited while at Low level. Transfer enabled at High. This pin is an open
drain, and must be pulled up externally.
Symbol
RVDT
SCK
XLAT
REDY
I/O
Function
I
I
I
O
Table 5-1. Microcomputer Interface External Pins
(2) Description of Communication Formats
The internal data transfer timing from the microcomputer interface to the coefficient RAM and setup register is
called the SV cycle, and is generated once per 1 LRCK.
The SV cycle is generated immediately preceding the signal processing program, so it has absolutely no effect
on signal processing, and there is no risk of the sound being cut.
Address section + Mode section + Data section
act as one package of data to transfer data from the microcomputer to the CXD2724AQ-3.
[Write]
For coefficient RAM
A0
A7
M0
M7
D0
D15
Address section (8 bits) Mode section (8 bits)
RVDT
SCK
XLAT
REDY
Data section (16 bits)
Fig. 5-1. Example of Communication
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CXD2728Q | Single-Chip Dolby Pro Logic Surround Decoder(單片杜比環(huán)繞Pro邏輯解碼器) |
| CXD2930BR | GPS LSI With Built-In 32-Bit RISC CPU(全球定位系統(tǒng)（GPS）大規(guī)模集成電路(LSI)(內(nèi)置32位RISC中央處理器)) |
| CXD2931R | 1 Chip GPS LSI(單片全球定位系統(tǒng)（GPS）大規(guī)模集成電路LSI) |
| CXD2951GA-2 | Single Chip GPS LSI |
| CXD3000R | CD Digital Signal Processor with Built-in Digital Servo and DAC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CXD2728Q | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Single-Chip Dolby Pro Logic Surround Decoder |
| CXD2917 | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:DIGITAL AUDIO DATA MODULATION AND TRANSMISSION |
| CXD2917Q | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:DIGITAL AUDIO DATA MODULATION AND TRANSMISSION |
| CXD2930BR | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:GPS LSI with Built-in 32-bit RISC CPU |
| CXD2931GA-9 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:RF/BASEBAND CIRCUIT|CMOS|LGA|144PIN|CERAMIC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。