- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378471 > CXD2720Q-2 (Sony Corporation) CAP 10UF 50V 20% TANT SMD-7343-43 TR-13 GOLD PDF資料下載
參數(shù)資料
| 型號： | CXD2720Q-2 |
| 廠商： | Sony Corporation |
| 英文描述： | CAP 10UF 50V 20% TANT SMD-7343-43 TR-13 GOLD |
| 中文描述： | 單片杜比定向邏輯環(huán)繞聲解碼器 |
| 文件頁數(shù)： | 13/47頁 |
| 文件大?。?/td> | 531K |
| 代理商： | CXD2720Q-2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁
– 13 –
CXD2720Q-2
3. Input/Output Synchronization Circuit
[Relevant pins] LRCK, XWO
During normal operation, synchronization is performed automatically to input LRCK (in slave mode), and phase
is matched with serial input data, but if there is a lot of jitter on LRCK, or during power input, synchronization
may be impossible. In this case, forced synchronization can be done by making the XWO pin Low for 2/Fs or
more. Forced synchronization operation is done by the timing of the second LRCK rising edge after the XWO
pin is made Low. When synchronization is completed, return the XWO pin to High.
4. Reset Circuit
[Relevant pins] XRST, XTLI, XTLO
This LSI must be reset after power is turned ON.
Reset is done by making the XRST pin Low for 1/Fs or more after supply voltage satisfies the recommended
operating condition, and the crystal oscillator clock of the XTLI, XTLO pins or the external clock input from the
XTLI pin is correctly applied.
5. Serial Audio Interface (SIF)
[Relevant pins] SI, SO, BCK, LRCK, XS24, XMST
Serial data is used for the external communication of the digital audio data.
The CXD2720Q-2 has one system each for input and output, and each one inputs/outputs 2 channels of data
at 1 sampling cycles. Either the 32-bit clock mode or 24-bit clock mode can be selected. In master mode, the
32-bit clock mode is fixed.
(1) Pin Configuration
The pins shown in the table below are assigned to SIF.
Pin
name
SI
SO
BCK
LRCK
XS24
XMST
I
O
I/O
I/O
I
I
Serial input; taken synchronized to BCK.
Serial output; output synchronized to BCK.
BCK input/output; either 32-bit clock mode (64fs) or 24-bit clock mode (48fs). BCK output
supports 32-bit clock mode only.
LRCK input/output (1fs).
SI0 slot number (24/32) selection input. Low: 24-bit slot; High: 32-bit slot. Valid only in slave
mode. Set High in master mode.
BCK, LRCK master mode/slave mode switching input. Low: master mode; High: slave mode.
I/O
Function
Table 5-1. Pin Configuration
相關PDF資料 |
PDF描述 |
|---|---|
| CXD2724AQ-1 | Single-Chip Dolby Pro Logic Surround Decoder |
| CXD2917 | DIGITAL AUDIO DATA MODULATION AND TRANSMISSION |
| CXD2917Q | DIGITAL AUDIO DATA MODULATION AND TRANSMISSION |
| CXD2951GA-4 | Single Chip GPS LSI |
| CXD2956AGL-1 | GPS Baseband LSI |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CXD2721Q-1 | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Single-Chip Digital Signal Processor for Karaoke |
| CXD2724AQ-1 | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Single-Chip Dolby Pro Logic Surround Decoder |
| CXD2724AQ-3 | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Single-Chip Dolby Pro Logic Surround Decoder |
| CXD2728Q | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Single-Chip Dolby Pro Logic Surround Decoder |
| CXD2917 | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:DIGITAL AUDIO DATA MODULATION AND TRANSMISSION |
發(fā)布緊急采購，3分鐘左右您將得到回復。