- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378985 > CXD2589Q (Sony Corporation) CD Digital Signal Processor PDF資料下載
參數(shù)資料
| 型號(hào)： | CXD2589Q |
| 廠商： | Sony Corporation |
| 元件分類： | 數(shù)字信號(hào)處理 |
| 英文描述： | CD Digital Signal Processor |
| 中文描述： | CD數(shù)字信號(hào)處理器 |
| 文件頁數(shù)： | 57/61頁 |
| 文件大?。?/td> | 794K |
| 代理商： | CXD2589Q |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁當(dāng)前第57頁第58頁第59頁第60頁第61頁
– 57 –
CXD2589Q
Normal
DBB MID
DBB MAX
10.00
–4.00
6.00
4.00
2.00
0.00
–2.00
8.00
–6.00
–8.00
–10.00
–12.00
–14.00
10
30
100
300
1k
3k
10k
30k
Digital Bass Boost Frequency Response [Hz]
[
Graph 5-2.
LRCK Synchronization
Synchronization is performed at the first falling edge of the LRCK input during reset.
After that, synchronization is lost when the LRCK input frequency changes and resynchronization must be
performed.
The LRCK input frequency changes when the master clock of the LSI is switched and the playback speed
changes such as the following cases.
When the XTSL pin switches between high and low
When the DSPB command of $9X setting changes
When the MCSL command of $9X setting changes
LRCK switching may also be performed if there are other ICs between the CD-DSP block and the DAC
block. Resynchronization must be performed in this case as well.
For resynchronization, set the LRWO command of $AX to 1, wait for one LRCK cycle or more, and then set
LRWO to 0.
When setting LRWO, set OPSL2 to 1. (See the $AX commands.)
SYCOF
When LRCK, PCMD and BCK are connected directly with LRCKI, PCMDI and BCKI, respectively, playback
can be performed easily in CAV-W mode by setting SYCOF of address 9 to 1.
Normally, the memory proof, etc., is used for playback in CAV-W mode.
In CAV-W mode, the LRCK output conforms not to the crystal but to the VCO. Therefore, synchronization is
frequently lost.
Setting SYCOF of address 9 to 1 ignores that the LRCKI input synchronization is lost, facilitating playback.
However, the playback is not perfect because pre-value hold or data skip occurs due to the wow flutter in the
LRCKI input.
Set SYCOF to 0 except when connecting LRCK, PCMD and BCK directly with LRCKI, PCMDI and BCKI,
respectively, and performing playback in CAV-W mode.
Set SYCOF to 0 in advance when LRCK resynchronization is applied with LRWO=1.
Digital Bass Boost
Bass boost without external parts is possible using the built-in digital filter. The boost strength has two levels:
Mid. and Max. BSBST and BBSL of address A are used for the setting.
See Graph 5-2 for the digital bass boost frequency response.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CXD2598Q | CD Digital Signal Processor with Built-in Digital Servo and DAC(數(shù)字式CD信號(hào)處理器（內(nèi)置數(shù)字式伺服系統(tǒng)和D/A轉(zhuǎn)換器）) |
| CXD2598 | CD Digital Signal Processor with Built-in Digital Servo and DAC |
| CXD2719Q | Single-Chip Dolby Pro Logic Surround Decoder(單片杜比環(huán)繞邏輯譯碼器) |
| CXD2720Q | Single-Chip Digital Signal Processor for Karaoke(卡拉OK單片數(shù)字信號(hào)處理器) |
| CXD2721Q-1 | Single-Chip Digital Signal Processor for Karaoke |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CXD2597Q | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:CD Digital Signal Processor with Built-in Digital Servo and DAC |
| CXD2598 | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:CD Digital Signal Processor with Built-in Digital Servo and DAC |
| CXD2598Q | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:CD Digital Signal Processor with Built-in Digital Servo and DAC |
| CXD2719Q | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Single-Chip Dolby Pro Logic Surround Decoder |
| CXD2720Q | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Single-Chip Digital Signal Processor for Karaoke |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。