- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378470 > CXD2510Q (Sony Corporation) CD Digital Signal Processor PDF資料下載
參數(shù)資料
| 型號(hào)： | CXD2510Q |
| 廠商： | Sony Corporation |
| 元件分類： | 數(shù)字信號(hào)處理 |
| 英文描述： | CD Digital Signal Processor |
| 中文描述： | CD數(shù)字信號(hào)處理器 |
| 文件頁(yè)數(shù)： | 3/48頁(yè) |
| 文件大?。?/td> | 743K |
| 代理商： | CXD2510Q |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)
– 3 –
CXD2510Q
I
O
O
O
O
O
O
I
I
O
O
I
O
I
O
I
I
I
I
O
I
I
O
O
Pin Description
Pin
No.
Symbol
I/O
Description
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
FOK
FSW
MON
MDP
MDS
LOCK
NC
VCOO
VCOI
TEST
PDO
Vss
TEST0
NC
NC
VPCO
VCKI
FILO
FILI
PCO
AVss
CLTV
AV
DD
RF
BIAS
ASYI
ASYO
ASYE
NC
PSSL
WDCK
LRCK
V
DD
Z, 0
1, 0
1, Z, 0
1, Z, 0
1, 0
1, 0
1, Z, 0
1, Z, 0
Analog
1, Z, 0
1, 0
1, 0
1, 0
Focus OK input. Used for SENS output and the servo auto sequencer.
Spindle motor output filter switching output.
Spindle motor on/off control output.
Spindle motor servo control.
Spindle motor servo control.
GFS is sampled at 460Hz; when GFS is high, this pin outputs a high signal.
If GFS is low eight consecutive samples, this pin outputs low.
Analog EFM PLL oscillation circuit output.
Analog EFM PLL oscillation circuit input. f
LOCK
= 8.6436MHz.
TEST pin. Normally GND.
Analog EFM PLL charge pump output.
GND
TEST output pin. Normally open.
Variable pitch PLL charge pump output.
Variable pitch clock input from the external VCO. fc center = 16.9344MHz.
Master PLL filter output.
Master PLL filter input.
Master PLL charge pump output.
Analog GND.
Master VCO control voltage input.
Analog power supply (5V).
EFM signal input.
Constant current input of the asymmetry circuit.
Asymmetry comparator voltage input.
EFM full-swing output (low = Vss, high = V
DD
).
Low: asymmetry circuit off; high: asymmetry circuit on
Audio data output mode switching input. Low: serial output; high: parallel output.
D/A interface for 48-bit slot. Word clock f = 2Fs.
D/A interface for 48-bit slot. LR clock f = Fs.
Power supply (5V).
—
—
—
—
—
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CXD2529Q | CD Digital Signal Processor |
| CXD2540Q-2 | CD DIGITAL SIGNAL PROCESSOR |
| CXD2548 | CD Digital Signal Processor with Built-in Digital Servo and DAC |
| CXD2548R | CD Digital Signal Processor with Built-in Digital Servo and DAC |
| CXD2552 | 1 BIT D/A CONVERTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CXD2512R | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:C-MOS ESP CONTROLLER FOR CD |
| CXD2513AR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:C-MOS ELECTRONIC ZOOMING/ELECTRICAL IMAGE STABILIZER |
| CXD2515Q | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:C-MOS CD DIGITAL PROCESSOR WITH SERVO |
| CXD2525AQ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CD-Player Decoder |
| CXD2525AR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CD-Player Decoder |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。