- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378470 > CXD2510Q (Sony Corporation) CD Digital Signal Processor PDF資料下載
參數(shù)資料
| 型號： | CXD2510Q |
| 廠商： | Sony Corporation |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | CD Digital Signal Processor |
| 中文描述： | CD數(shù)字信號處理器 |
| 文件頁數(shù)： | 17/48頁 |
| 文件大?。?/td> | 743K |
| 代理商： | CXD2510Q |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
– 17 –
CXD2510Q
Description of peak meter mode
(see the Timing Chart 1-5.)
When the LSI is set to this mode, the maximum PCM data value is detected regardless of if it comes from the
left or right channel.
The 96-bit clock must be input to SQCK to read out this data.
When the 96-bit clock is input, 96 bits of data are output to SQSO and the LSI internal register is reset.
In other words, the PCM maximum value detection register is not reset by the readout.
To reset the PCM maximum value register, set PCT1 = PCT2 = 0 or set the $AX mute.
The Sub Q absolute time is automatically controlled in this mode.
In other words, after the maximum value is generated, the absolute time for CRC to become OK is retained in
the memory. Relative time operates as normal.
The final bit (L/R flag) of the 96-bit data is normally 0.
The pre-value hold and average value interpolation data are fixed to level (–
∞
) for this mode.
Command
Data 1
Data 2
Data 3
Data 4
D3
D2
D1
D0
D3
D2
D1
D0
D3
D2
D1
D0
D3
D2
D1
D0
2
15
2
14
2
13
2
12
2
11
2
10
2
9
2
8
2
7
2
6
2
5
2
4
2
3
2
2
2
1
2
0
Traverse monitor count
setting
When the set number of tracks are counted during fine search, the sled control for the traverse cycle control
goes off.
The traverse monitor count is set when the traverse status is monitored by the SENS output COMP and
COUT.
$BX commands
This command sets the traverse monitor count.
Servo coefficient
setting
CLV CTRL ($DX)
Gain
MDP1
Gain
MDP0
Gain
MDS1
Gain
MDS0
Gain
CLVS
Gain
MDS1
0
0
0
0
1
1
Gain
MDS0
0
0
1
1
0
0
Gain
CLVS
0
1
0
1
0
1
GCLVS
–12dB
–6dB
–6dB
0dB
0dB
+6dB
Command
D3
Data 1
D2
D1
D0
Gain
DCLV0
0
0
0
D3
Data 2
Explanation
Valid only when DCLV = 1.
Valid when DCLV = 1 or 0.
D2
D1
D0
$CX commands
The spindle servo gain is externally set when DCLV = 1.
CLVS mode gain setting: GCLVS
Note)
When DCLV = 0, the CLVS gain is as follows.
When Gain CLVS = 0, GCLVS = –12dB.
When Gain CLVS = 1, GCLVS = 0dB.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CXD2529Q | CD Digital Signal Processor |
| CXD2540Q-2 | CD DIGITAL SIGNAL PROCESSOR |
| CXD2548 | CD Digital Signal Processor with Built-in Digital Servo and DAC |
| CXD2548R | CD Digital Signal Processor with Built-in Digital Servo and DAC |
| CXD2552 | 1 BIT D/A CONVERTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CXD2512R | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:C-MOS ESP CONTROLLER FOR CD |
| CXD2513AR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:C-MOS ELECTRONIC ZOOMING/ELECTRICAL IMAGE STABILIZER |
| CXD2515Q | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:C-MOS CD DIGITAL PROCESSOR WITH SERVO |
| CXD2525AQ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CD-Player Decoder |
| CXD2525AR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CD-Player Decoder |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。