參數(shù)資料
型號(hào): CS8406-DZZ
廠商: Cirrus Logic Inc
文件頁(yè)數(shù): 13/28頁(yè)
文件大小: 0K
描述: IC XMITTER DGTL 192KHZ 28TSSOP
標(biāo)準(zhǔn)包裝: 50
類(lèi)型: 數(shù)字音頻接口發(fā)射器
應(yīng)用: 車(chē)載音頻
安裝類(lèi)型: 表面貼裝
封裝/外殼: 28-TSSOP(0.173",4.40mm 寬)
供應(yīng)商設(shè)備封裝: 28-TSSOP
包裝: 管件
產(chǎn)品目錄頁(yè)面: 759 (CN2011-ZH PDF)
配用: 598-1017-ND - BOARD EVAL FOR CS8416 RCVR
其它名稱: 598-1722
20
DS580F6
CS8406
MMTCS - Select A or B channel status data to transmit in Mono Mode
Default = ‘0’
0 - Use channel A CS data for the A subframe and use channel B CS data for the B subframe
1 - Use the same CS data for both the A and B subframe outputs. If MMTLR = 0, use the left channel CS
data. If MMTLR = 1, use the right channel CS data.
MMTLR - Channel Selection for AES Transmitter Mono Mode
Default = ‘0’
0 - Use left channel input data for consecutive subframe outputs
1- Use right channel input data for consecutive subframe outputs
8.4
Data Flow Control (03h)
The Data Flow Control register configures the flow of audio data. The output data should be muted prior to
changing bits in this register to avoid transients.
TXOFF - AES3 Transmitter Output Driver Control
Default = ‘0
0 - AES3 transmitter output pin drivers normal operation
1 - AES3 transmitter output pin drivers drive to 0 V.
AESBP - AES3 bypass mode selection
Default = ‘0’
0 - Normal operation
1 - Connect the AES3 transmitter driver input di rectly to the RXP pin, which becomes a normal TTL
threshold digital input.
8.5
Clock Source Control (04h)
This register configures the clock sources of various blocks. In conjunction with the Data Flow Control reg-
ister, various Receiver/Transmitter/Transceiver modes may be selected.
RUN - Controls the internal clocks, allowing the CS8406 to be placed in a “powered down” low current con-
sumption, state.
Default = ‘0’
0 - Internal clocks are stopped. Internal state machines are reset. The fully static
control port registers are operational, allowing registers to be read or changed. Reading and
writing the U and C data buffers is not possible. Power consumption is low.
1 - Normal part operation. This bit must be set to 1 to allow the CS8406 to begin operation.
All input clocks should be stable in frequency and phase when RUN is set to 1.
CLK1:0 - Output master clock (OMCK) input frequency to output sample rate (Fs) ratio selector. If these bits
are changed during normal operation, always stop the CS8406 first (RUN = 0), write the new value, then
start the CS8406 (RUN = 1).
7
6
5
432
1
0
0
TXOFF
AESBP
0
7
6
5
432
1
0
0
RUN
CLK1
CLK0
0
相關(guān)PDF資料
PDF描述
CS8415A-CZZ IC 96KHZ DGTL RCVR 28-TSSOP
CS8416-DZZ IC RCVR DGTL 192KHZ 28TSSOP AUTO
CS8420-DSZ IC CONV S/R DGTL AUDIO 28-SOIC
CS8421-CNZ IC SAMPLE RATE CONVERTER 20QFN
CS8427-DZZ IC TXRX DGTL AUDIO 96KHZ 28TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CS8406-DZZR 功能描述:音頻發(fā)送器、接收器、收發(fā)器 IC 192 kHz Digital Audio Transmitter RoHS:否 制造商:Cirrus Logic 工作電源電壓:3.3 V, 5 V 電源電流:11.8 mA 通道數(shù)量:1 最大工作溫度:+ 70 C 接口類(lèi)型:I2C, SPI 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSSOP-28 封裝:
CS8406-IS 制造商:Rochester Electronics LLC 功能描述:- Bulk
CS8406-IZ 制造商:Rochester Electronics LLC 功能描述:- Bulk
CS841 制造商:HVPSI 制造商全稱:High Voltage Power Solutions, Inc. 功能描述:MOV Modules
CS8411 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:DIGITAL AUDIO INTER FACE RECEIVER