- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8673 > CS4360-DZZR (Cirrus Logic Inc)IC DAC STER 6CH 102DB 28-TSSOP PDF資料下載
參數(shù)資料
| 型號： | CS4360-DZZR |
| 廠商： | Cirrus Logic Inc |
| 文件頁數(shù)： | 28/37頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC STER 6CH 102DB 28-TSSOP |
| 標準包裝： | 4,000 |
| 位數(shù)： | 24 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 6 |
| 電壓電源： | 模擬和數(shù)字 |
| 功率耗散（最大）： | 265mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 28-TSSOP |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類型： | 6 電壓，單極 |
| 采樣率（每秒）： | 192k |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
CS4360
34
DS517F2
Zero Cross
Zero Cross Enable dictates that signal level changes, either by attenuation changes or muting, will
occur on a signal zero crossing to minimize audible artifacts. The requested level change will occur
after a timeout period between 512 and 1024 sample periods (10.7 ms to 21.3 ms at 48 kHz sample
rate) if the signal does not encounter a zero crossing. The zero cross function is independently mon-
itored and implemented for each channel.
Soft Ramp
Soft Ramp allows level changes, both muting and attenuation, to be implemented by incrementally
ramping, in 1/8 dB steps, from the current level to the new level at a rate of 1 dB per 8 left/right clock
periods.
Soft Ramp and Zero Cross
Soft Ramp and Zero Cross dictates that signal level changes, either by attenuation changes or mut-
ing, will occur in 1/8 dB steps and will be implemented on successive signal zero crossings. The
1/8 dB level changes will occur after timeout periods between 512 and 1024 sample periods (10.7 ms
to 21.3 ms at 48 kHz sample rate) if the signal does not encounter zero crossings. The zero cross
function is independently monitored and implemented for each channel.
6.5.2
CONTROL PORT ENABLE (CPEN) BIT 5
Default = 0
0 - Disabled
1 - Enabled
Function:
The Control Port will become active and reset to the default settings when this function is enabled.
6.5.3
POWER DOWN (PDN) BIT 4
Default = 1
0 - Disabled
1 - Enabled
Function:
The entire device will enter a low-power state when this function is enabled, but the contents of the
control registers will be retained in this mode. The power-down bit defaults to ‘enabled’ on power-up
and must be disabled before normal operation in Control Port mode can occur.
6.5.4
POPGUARD TRANSIENT CONTROL (POPG) BIT 3
Default = 1
0 - Disabled
1 - Enabled
Function:
The PopGuard Transient Control allows the quiescent voltage to slowly ramp to and from 0 volts to
the quiescent voltage during power-on or power-off when this function is enabled. Please see section
4.6 for implementation details.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V150A12H500B2 | CONVERTER MOD DC/DC 12V 500W |
| LTC1660CGN | IC D/A CONV 10BIT OCTAL 16-SSOP |
| LTC1450LCG | IC D/A CONV 12BIT R-R PAR 24SSOP |
| V375A36H500BG3 | CONVERTER MOD DC/DC 36V 500W |
| LTC2607CDE#TRPBF | IC DAC 16BIT R-R I2C 12-DFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS4360-KS | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CS4360-KZ | 制造商:Rochester Electronics LLC 功能描述: 制造商:Cirrus Logic 功能描述:Digital Analog Converter, Hex, 24 Bit, 28 Pin, TSSOP |
| CS4360-KZZ | 功能描述:數(shù)模轉(zhuǎn)換器- DAC IC 102dB 24Bit 192kHz 6 ch DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| CS4360-KZZR | 功能描述:數(shù)模轉(zhuǎn)換器- DAC IC 102dB 24Bit 192kHz 6ch DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| CS4361 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:20-Pin, 24-Bit, 192 kHz, 6-Channel D/A Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復。