- 您現(xiàn)在的位置：買賣IC網 > PDF目錄26509 > CS2100P-DZZR (CIRRUS LOGIC INC) PDF資料下載
參數(shù)資料
| 型號： | CS2100P-DZZR |
| 廠商： | CIRRUS LOGIC INC |
| 元件分類： | PLL合成/DDS/VCOs |
| 中文描述： | PHASE LOCKED LOOP, 30 MHz, PDSO10 |
| 封裝： | 3 MM, LEAD FREE, MO-187, MSOP-10 |
| 文件頁數(shù)： | 4/25頁 |
| 文件大?。?/td> | 223K |
| 代理商： | CS2100P-DZZR |
CS2100-OTP
12
DS841F2
example of how to determine the range of RefClk frequencies around 12 MHz to be used in order to
achieve the lowest jitter PLL output at a frequency of 12.288 MHz is as follows:
where:
and
5.2.2
Crystal Connections (XTI and XTO)
An external crystal may be used to generate RefClk. To accomplish this, a 20 pF fundamental mode par-
allel resonant crystal must be connected between the XTI and XTO pins as shown in Figure 9. As shown,
nothing other than the crystal and its load capacitors should be connected to XTI and XTO. Please refer
to the “AC Electrical Characteristics” on page 7 for the allowed crystal frequency range.
5.2.3
External Reference Clock (REF_CLK)
For operation with an externally generated REF_CLK signal, XTI/REF_CLK should be connected to the
reference clock source and XTO should be left unconnected or terminated through a 47 k
Ω resistor to
GND.
5.3
Frequency Reference Clock Input, CLK_IN
The frequency reference clock input (CLK_IN) is used by the Digital PLL and Fractional-N Logic block to
dynamically generate a fractional-N value for the Frequency Synthesizer (see “Hybrid Analog-Digital PLL”
on page 10). The Digital PLL first compares the CLK_IN frequency to the PLL output. The Fractional-N logic
block then translates the desired ratio based off of CLK_IN to one based off of the internal timing reference
Referenced Control
Parameter Definition
RefClkDiv[1:0] ....................... “Reference Clock Input Divider (RefClkDiv[1:0])” on page 21
-80
-60
-40
-20
0
20
40
60
80
20
40
60
80
100
120
140
160
180
Normalized REF__CLK Frequency (kHz)
T
y
p
ica
lB
a
s
e
B
a
n
d
Ji
tt
er
(p
s
e
c
)
CLK__OUT Jitter
-15 kHz
+15 kHz
CLK__OUT
f
*32/N
Figure 8. REF_CLK Frequency vs. a Fixed CLK_OUT
f
L
f
RefClk
f
H
≤≤
f
L
f
CLK_OUT
31
32
------
15kHz
+
×
=
12.288MHz
0.96875
15kHz
+
×
=
11.919MHz
=
f
H
f
CLK_OUT
32
------
15kHz
–
×
=
12.288MHz
115kHz
+
×
=
12.273MHz
=
XTI
XTO
40 pF
Figure 9. External Component Requirements for Crystal Circuit
相關PDF資料 |
PDF描述 |
|---|---|
| CS2200P-DZZR | |
| CS2300P-DZZR | |
| CS3511-CNZR | |
| CS35L00-CNZ | |
| CS4207-DNZR | |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CS2106 | 制造商:Coilcraft Inc 功能描述:NOT RoHS. Current sense transformer (add 'L' for compliant version) |
| CS2106L | 制造商:Coilcraft Inc 功能描述:Current sense transformer, RoHS |
| CS2113-1 | 制造商:Edwards Signaling & Security Systems 功能描述:BELL 432-115V60HZ OTIS |
| CS2113-10 | 制造商:Edwards Signaling & Security Systems 功能描述:GONG |
| CS2113-2 | 制造商:Edwards Signaling & Security Systems 功能描述:BELL 432 115V60AZ OTIS |
發(fā)布緊急采購，3分鐘左右您將得到回復。