- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366674 > CAT1163J-30TE13 Supervisory Circuit with I2C Serial CMOS EEPROM, Precision Reset Controller and Watchdog Timer PDF資料下載
參數(shù)資料
| 型號： | CAT1163J-30TE13 |
| 英文描述： | Supervisory Circuit with I2C Serial CMOS EEPROM, Precision Reset Controller and Watchdog Timer |
| 中文描述： | 監(jiān)控電路與I2C串行CMOS EEPROM的，精密復(fù)位控制器和看門狗定時(shí)器 |
| 文件頁數(shù)： | 10/12頁 |
| 文件大?。?/td> | 69K |
| 代理商： | CAT1163J-30TE13 |
10
CAT1163
Doc. No. 3003, Rev. C
Immediate/Current Address Read
The CAT1163
’
s address counter contains the address
of the last byte accessed, incremented by one. In other
words, if the last READ or WRITE access was to
address N, the READ immediately following would access
data from address N+1. If N=E (where E=2047 for the
CAT1163) then the counter will
‘
wrap around
’
to address
0 and continue to clock out data. After the CAT1163
receives its slave address information (with the R/
W
bit
set to one), it issues an acknowledge, then transmits the
8-bit byte requested. The master device does not send
an acknowledge, but will generate a STOP condition.
Selective/Random Read
Selective/Random READ operations allow the Master
device to select at random any memory location for a
READ operation. The Master device first performs a
‘
dummy
’
write operation by sending the START condition,
slave address and byte addresses of the location it
wishes to read. After the CAT1163 acknowledges, the
Master device sends the START condition and the slave
address again, this time with the R/
W
bit set to one. The
CAT1163 then responds with its acknowledge and sends
teh 8-bit byte requested. The master device does not
send an acknowledge but will generate a STOP condition.
Sequential Read
The Sequential READ operation can be initiated by
either the Immediate Address READ or Selective READ
operations. After the CAT1163 sends the inital 8-bit byte
requested, the Master will responds with an acknowledge
which tells the device it requires more data. The CAT1163
will continue to output an 8-bit byte for each acknowledge,
thus sending the STOP condition.
The data being transmitted from CAT1163 is outputted
sequentially with data from address N followed by data
from address N+1. The READ operation address counter
increments all of the CAT1163 address bits so that the
entire memory array can be read during one operation.
If more than E (where E=2047 for the CAT1163) bytes
are read out, the counter will
‘
wrap around
’
and continue
to clock out data bytes.
Manual Reset Operation
The CAT116x RESET or
RESET
pin can also be used
as a manual reset input.
Only the
“
active
”
edge of the manual reset input is
internally sensed. The positive edge is sensed if RESET
is used as a manual reset input and the negative edge
is sensed if
RESET
is used as a manual reset input.
An internal counter starts a 200 ms count. During this
time, the complementary reset output will be kept in the
active state. If the manual reset input is forced active for
more than 200 ms, the complementary reset output will
switch back to the non active state after the 200 ms
expired, regardless for how long the manual reset input
is forced active.
The embedded EEPROM is disabled as long as a reset
condition is maintained on any RESET pin. If the external
forced RESET/
RESET
is longer than internal controlled
time-out period, tPURST, the memory will not respond
with an acknowledge for any access as long as the
manual reset input is active.
SLAVE
ADDRESS
S
A
C
K
N
O
A
C
K
S
T
O
P
P
BUS ACTIVITY:
MASTER
SDA LINE
S
T
A
R
T
BYTE
ADDRESS (n)
S
A
C
K
DATA n
SLAVE
ADDRESS
A
C
K
S
T
A
R
T
Figure 10. Selective Read Timing
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CAT1163J-42TE13 | 38999 I III PIN 8 COAX CON |
| CAT1163J-45TE13 | 38999 CON 8 PIN CONCNTRC TWINA |
| CAT1163JI-25TE13 | Supervisory Circuit with I2C Serial CMOS EEPROM, Precision Reset Controller and Watchdog Timer |
| CAT1163JI-28TE13 | 38999 I III SKT QUADRAX 8 |
| CAT1163PI-45TE13 | Miniature, 1W Isolated Regulated DC/DC Converters 12-SOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CAT1163J-42 | 功能描述:監(jiān)控電路 16K I2C Memory w/WDT RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| CAT1163J-45 | 制造商:Catalyst Semiconductor 功能描述: |
| CAT1163J-45-TE13 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Catalyst Semiconductor 功能描述: |
| CAT1163J45-TE13 | 制造商:ON Semiconductor 功能描述:Processor Supervisor 3V/3.3V/5V 8-Pin SOIC N T/R |
| CAT1163JI-28 | 功能描述:監(jiān)控電路 16K I2C Memory w/WDT RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。