- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄366628 > C9801CY Hex buffer PDF資料下載
參數(shù)資料
| 型號(hào)： | C9801CY |
| 英文描述： | Hex buffer |
| 中文描述： | CPU系統(tǒng)時(shí)鐘發(fā)生器|的CMOS | SSOP封裝| 56PIN |塑料 |
| 文件頁(yè)數(shù)： | 6/11頁(yè) |
| 文件大?。?/td> | 100K |
| 代理商： | C9801CY |
Low EMI Clock Generator for Pentium II CPU Systems
with Power Management
Cypress Semiconductor Corporation
525 Los Coches St.
Milpitas, CA 95035. Tel: 408-263-6300, Fax: 408-263-6571
http://www.cypress.com
Document#: 38-07049 Rev. **
05/03/2001
Page 6 of 11
APPROVED PRODUCT
C9801
Spectrum Spread Clocking
Spectrum Analysis
Spectrum Spreading Selection Table
Min(MHz)
Center(MHz)
99.5
99.75
126.4
129.7
Max(MHz)
100
133
CPU Frequency
100
133.3
% OF Frequency Spreading
0.5% (-0.5%% + 0%)
0.5% (-0.5% + 0%)
Mode
Down Spread
Down Spread
Maximum Ratings
Voltage Relative to VSS:
Voltage Relative to VDD:
Storage Temperature:
Operating Temperature:
Maximum Power Supply:
-0.3V
0.3V
-65oC to + 150oC
0oC to +70oC
5V
This device contains circuitry to protect the inputs
against damage due to high static voltages or electric
field; however, precautions should be taken to avoid
application of any voltage higher than the maximum
rated voltages to this circuit. For proper operation, Vin
and Vout should be constrained to the range: VSS<(Vin
or Vout)<VDD
DC Parameters
Characteristic
Input Low Voltage
Input High Voltage
Input Low Current (@VIL = VSS)
Input High Current (@VIL = VDD)
Tri-State leakage Current
Dynamic Supply Current
Static Supply Current
Symbol
VIL2
VIH2
IIL
IIH
Ioz
Idd
max
Isdd
Min
-
2.0
-66
Typ
-
-
Max
Units
Vdc
Vdc
μA
μA
μA
mA
mA
Conditions
0.8
-
-5
5
10
175
0.3
SDATA, SCLK
SDATA, SCLK
Pull up
Pull up
-
-
-
-
-
-
Note 1
PD# pin at logic low level
VDD = VDDS = 3.3V
±
5
%, VDDC = 2.5 + 5%, TA = 0oC to +70oC
Note1: CPU frequency = 133 MHz, all outputs loaded to datasheet maximum capacitive loading values and Vdd =
3.465V
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| C9805CYB | Quad line receivers |
| C9811X2AYB | Up to 5A ULDO linear regulator |
| C9812DYB | Up to 5A ULDO linear regulator |
| C9815DY | Up to 5A ULDO linear regulator |
| C9821GQ | Up to 5A ULDO linear regulator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| C9807-832-4 | 制造商:TINNERMAN 功能描述: |
| C980EFN-CTN | 制造商:Thomas & Betts 功能描述:3/4" FSE 1-GANG WP BOX 18 CU IN-CAN |
| C980FFN-CTN | 制造商:Thomas & Betts 功能描述:1" FSE 1-GANG WP BOX 18 CU IN-CAN |
| C9811X2AYB | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:CPU SYSTEM CLOCK GENERATOR|SSOP|56PIN|PLASTIC |
| C9812 | 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:Low EMI Clock Generator for Intel 810E Chipset Systems |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。