- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369468 > BH16821ADGG (NXP SEMICONDUCTORS) 20-bit bus-interface D-type flip-flop; positive-edge trigger 3-State PDF資料下載
參數(shù)資料
| 型號： | BH16821ADGG |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 通用總線功能 |
| 英文描述： | 20-bit bus-interface D-type flip-flop; positive-edge trigger 3-State |
| 中文描述： | ABT SERIES, DUAL 10-BIT DRIVER, TRUE OUTPUT, PDSO56 |
| 封裝： | PLASTIC, TSSOP2-56 |
| 文件頁數(shù)： | 2/10頁 |
| 文件大小： | 80K |
| 代理商： | BH16821ADGG |
Philips Semiconductors
Product specification
74ABT16821A
74ABTH16821A
20-bit bus-interface D-type flip-flop;
positive-edge trigger (3-State)
2
1998 Feb 27
853-1796 19026
FEATURES
20-bit positive-edge triggered register
Multiple V
CC
and GND pins minimize switching noise
Live insertion/extraction permitted
Power-up reset
Power-up 3-State
74ABTH16821A incorporates bus-hold data inputs which
eliminate the need for external pull-up resistors to hold unused
inputs
Output capability: +64mA/-32mA
Latch-up protection exceeds 500mA per JEDEC Std 17
ESD protection exceeds 2000V per MIL STD 883 Method 3015
and 200V per Machine Model
DESCRIPTION
The 74ABT16821A high-performance BiCMOS device combines
low static and dynamic power dissipation with high speed and high
output drive.
The 74ABT16821A has two 10-bit, edge triggered registers, with
each register coupled to a 3-State output buffer. The two sections of
each register are controlled independently by the clock (nCP) and
Output Enable (nOE) control gates.
Each register is fully edge triggered. The state of each D input, one
set-up time before the Low-to-High clock transition, is transferred to
the corresponding flip-flop’s Q output.
The 3-State output buffers are designed to drive heavily loaded
3-State buses, MOS memories, or MOS microprocessors.
The active Low Output Enable (nOE) controls all ten 3-State buffers
independent of the register operation. When nOE is Low, the data in
the register appears at the outputs. When nOE is High, the outputs
are in high impedance “off” state, which means they will neither drive
nor load the bus.
Two options are available, 74ABT16821A which does not have the
bus-hold feature and 74ABTH16821A which incorporates the
bus-hold feature.
QUICK REFERENCE DATA
SYMBOL
PARAMETER
CONDITIONS
T
amb
= 25
°
C; GND = 0V
TYPICAL
UNIT
t
PLH
t
PHL
Propagation delay
nCP to nQx
C
L
= 50pF; V
CC
= 5V
2.4
2.0
ns
C
IN
Input capacitance
V
I
= 0V or V
CC
3
pF
C
OUT
Output capacitance
V
O
= 0V or V
CC
; 3-State
7
pF
I
CCZ
Quiescent supply current
Outputs disabled; V
CC
= 5.5V
500
μ
A
I
CCL
Outputs LOW; V
CC
= 5.5V
10
mA
ORDERING INFORMATION
PACKAGES
TEMPERATURE RANGE
OUTSIDE NORTH AMERICA
NORTH AMERICA
DWG NUMBER
56-Pin Plastic SSOP Type III
–40
°
C to +85
°
C
74ABT16821A DL
BT16821A DL
SOT371-1
56-Pin Plastic TSSOP Type II
–40
°
C to +85
°
C
74ABT16821A DGG
BT16821A DGG
SOT364-1
56-Pin Plastic SSOP Type III
–40
°
C to +85
°
C
74ABTH16821A DL
BH16821A DL
SOT371-1
56-Pin Plastic TSSOP Type II
–40
°
C to +85
°
C
74ABTH16821A DGG
BH16821A DGG
SOT364-1
PIN DESCRIPTION
PIN NUMBER
SYMBOL
FUNCTION
55, 54, 52, 51, 49, 48, 47, 45, 44, 43,
42, 41, 40, 38, 37, 36, 34, 33, 31, 30
1D0 - 1D9
2D0 - 2D9
Data inputs
2, 3, 5, 6, 8, 9, 10, 12, 13, 14,
15, 16, 17, 19, 20, 21, 23, 24, 26, 27
1Q0 - 1Q9
2Q0 - 2Q9
Data outputs
1, 28
1OE, 2OE
Output enable inputs (active-Low)
56, 29
1CP, 2CP
Clock pulse inputs (active rising edge)
4, 11, 18, 25, 32, 39, 46, 53
GND
Ground (0V)
7, 22, 35, 50
V
CC
Positive supply voltage
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BH16821ADL | 20-bit bus-interface D-type flip-flop; positive-edge trigger 3-State |
| BH16823ADGG | 18-bit bus interface D-type flip-flop with reset and enable 3-State |
| BH16823ADL | 18-bit bus interface D-type flip-flop with reset and enable 3-State |
| BH16825ADGG | 18-bit buffer/line driver; non-inverting 3-State |
| BH16825ADL | 18-bit buffer/line driver; non-inverting 3-State |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| BH16821ADL | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:20-bit bus-interface D-type flip-flop; positive-edge trigger 3-State |
| BH16823ADGG | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:18-bit bus interface D-type flip-flop with reset and enable 3-State |
| BH16823ADL | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:18-bit bus interface D-type flip-flop with reset and enable 3-State |
| BH16825ADGG | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:18-bit buffer/line driver; non-inverting 3-State |
| BH16825ADL | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:18-bit buffer/line driver; non-inverting 3-State |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。