- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄256123 > B900M24FXX16I 0-BIT, 80 MHz, OTHER DSP, PQCC44 PDF資料下載
參數(shù)資料
| 型號(hào)： | B900M24FXX16I |
| 元件分類： | 數(shù)字信號(hào)處理 |
| 英文描述： | 0-BIT, 80 MHz, OTHER DSP, PQCC44 |
| 文件頁(yè)數(shù)： | 33/100頁(yè) |
| 文件大小： | 1547K |
| 代理商： | B900M24FXX16I |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)當(dāng)前第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)
38
Lucent Technologies Inc.
B900
Advance Data Sheet
Baseband Signal Processor
July 1999
4 Hardware Architecture (continued)
4.11 Bit Manipulation Unit (BMU)
The BMU interfaces directly to the main accumulators in the DAU providing the following features:
s
Barrel shifting—logical and arithmetic, left and right shift
s
Normalization and extraction of exponent
s
Bit-field extraction and insertion
These features increase the efficiency of the B900 in applications such as control or data encoding and decoding.
For example, data packing and unpacking, in which short data words are packed into one 16-bit word for more effi-
cient memory storage, is very easy.
In addition, the BMU provides two auxiliary accumulators, aa0 and aa1. In one instruction cycle, 36-bit data can be
shuffled, or swapped, between one of the main accumulators and one of the alternate accumulators. The ar<0—3>
registers are 16-bit registers that control the operations of the BMU. They store a value that determines the amount
of shift or the width and offset fields for bit extraction or insertion. Certain operations in the BMU set flags in the
DAU psw register and the alf register. See Table 48 on page 57 and Table 36 on page 49. The ar<0—3> registers
can also be used as general-purpose registers.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BU-61582F2-121 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDFP70 |
| BU-61580F6-10 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDFP70 |
| BU-61580V5-30 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDFP70 |
| BU-61585G2-12 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDSO70 |
| BU-61585G5-10 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDSO70 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| B901 | 制造商:EDAL 制造商全稱:EDAL 功能描述:Silicon Bridge Rectifier |
| B901 10.0MM | 制造商:DORMER TOOLS 功能描述:M/C REAMER B901 10.0MM |
| B901 4.0MM | 制造商:DORMER TOOLS 功能描述:M/C REAMER B901 4.0MM |
| B901 5.0MM | 制造商:DORMER TOOLS 功能描述:M/C REAMER B901 5.0MM |
| B901 8.0MM | 制造商:DORMER TOOLS 功能描述:M/C REAMER B901 8.0MM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。