參數(shù)資料
型號： ATF1504ASVL-20QI100
廠商： Atmel
文件頁數(shù)： 31/31頁
文件大小： 0K
描述： IC CPLD 20NS LOWV LOWPWR 100QPFP
標準包裝： 66
系列： ATF15xx
可編程類型： 系統(tǒng)內可編程（最少 10,000 次編程/擦除循環(huán)）
最大延遲時間 tpd(1)： 20.0ns
電壓電源 - 內部： 3 V ~ 3.6 V
宏單元數(shù)： 64
輸入/輸出數(shù)： 64
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 100-BQFP
供應商設備封裝： 100-PQFP（14x20）
包裝： 托盤
其它名稱： ATF1504ASVL20QI10
ATF1504ASVL20QI100
9
ATF1504ASV(L)
1409J–PLD–6/05
All power-down AC characteristic parameters are computed from external input or I/O
pins, with reduced-power bit turned on. For macrocells in reduced-power mode
(reduced-power bit turned on), the reduced-power adder, t
RPA, must be added to the AC
parameters, which include the data paths t
LAD, tLAC, tIC, tACL, tACH and tSEXP.
The ATF1504ASV(L) macrocell also has an option whereby the power can be reduced
on a per macrocell basis. By enabling this power-down option, macrocells that are not
used in an application can be turned down, thereby reducing the overall power con-
sumption of the device.
Each output also has individual slew rate control. This may be used to reduce system
noise by slowing down outputs that do not need to operate at maximum speed. Outputs
default to slow switching, and may be specified as fast switching in the design file.
Design Software
Support
ATF1504ASV(L) designs are supported by several industry standard third party tools.
Automated fitters allow logic synthesis using a variety of high-level description lan-
guages and formats.
Power-up Reset
The ATF1504ASV is designed with a power-up reset, a feature critical for state machine
initialization. At a point delayed slightly from V
CC crossing VRST, all registers will be ini-
tialized, and the state of each output will depend on the polarity of its buffer. However,
due to the asynchronous nature of reset and uncertainty of how V
CC actually rises in the
system, the following conditions are required:
1.
The V
CC rise must be monotonic,
2.
After reset occurs, all input and feedback setup times must be met before driving
the clock pin high, and,
3.
The clock must remain stable during T
D.
The ATF1504ASV has two options for the hysteresis about the reset level, V
RST, Small
and Large. To ensure a robust operating environment in applications where the device
is operated near 3.0V, Atmel recommends that during the fitting process users configure
the device with the Power-up Reset hysteresis set to Large. For conversions, Atmel
POF2JED users should include the flag “-power_reset” on the command line after “file-
name.POF”. To allow the registers to be properly reinitialized with the Large hysteresis
option selected, the following condition is added:
4.
If V
CC falls below 2.0V, it must shut off completely before the device is turned on
again.
When the Large hysteresis option is active, I
CC is reduced by several hundred micro-
amps as well.
Security Fuse Usage
A single fuse is provided to prevent unauthorized copying of the ATF1504ASV(L) fuse
patterns. Once programmed, fuse verify is inhibited. However, the 16-bit User Signature
remains accessible.
相關PDF資料
PDF描述
ATF1504BE-5AX100 IC CPLD 64MC 1.8V 100-TQFP
ATF1508ASL-25QI160 IC CPLD 25NS LOW PWR 160PQFP
ATF1508ASVL-20JU84 IC CPLD 20NS LOWV LOW PWR 84PLCC
ATF1508BE-5AX100 IC CPLD 128MC 1.8V ISP 100TQFP
ATF1508RE-5AX100 IC CPLD 128MC 3.3V ISP 100TQFP
相關代理商/技術參數(shù)
參數(shù)描述
ATF1504ASZ 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:High- Performance EE CPLD
ATF1504ASZ-20AC100 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:High- Performance EE CPLD
ATF1504ASZ-20AC44 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:High- Performance EE CPLD
ATF1504ASZ-20JC44 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:High- Performance EE CPLD
ATF1504ASZ-20JC68 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:High- Performance EE CPLD
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*