- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1904 > ATF1504ASVL-20QI100 (Atmel)IC CPLD 20NS LOWV LOWPWR 100QPFP PDF資料下載
參數(shù)資料
| 型號(hào)： | ATF1504ASVL-20QI100 |
| 廠商： | Atmel |
| 文件頁(yè)數(shù)： | 30/31頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC CPLD 20NS LOWV LOWPWR 100QPFP |
| 標(biāo)準(zhǔn)包裝： | 66 |
| 系列： | ATF15xx |
| 可編程類型： | 系統(tǒng)內(nèi)可編程（最少 10,000 次編程/擦除循環(huán)） |
| 最大延遲時(shí)間 tpd(1)： | 20.0ns |
| 電壓電源 - 內(nèi)部： | 3 V ~ 3.6 V |
| 宏單元數(shù)： | 64 |
| 輸入/輸出數(shù)： | 64 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-BQFP |
| 供應(yīng)商設(shè)備封裝： | 100-PQFP（14x20） |
| 包裝： | 托盤 |
| 其它名稱： | ATF1504ASVL20QI10 ATF1504ASVL20QI100 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)當(dāng)前第30頁(yè)第31頁(yè)
8
ATF1504ASV(L)
1409J–PLD–6/05
Input Diagram
I/O Diagram
Speed/Power
Management
The ATF1504ASV(L) has several built-in speed and power management features. The
ATF1504ASV(L) contains circuitry that automatically puts the device into a low power
standby mode when no logic transitions are occurring. This not only reduces power con-
sumption during inactive periods, but also provides proportional power savings for most
applications running at system speeds below 5 MHz. This feature may be selected as a
device option.
To further reduce power, each ATF1504ASV(L) macrocell has a reduced-power bit fea-
ture. This feature allows individual macrocells to be configured for maximum power
savings. This feature may be selected as a design option.
All ATF1504ASV(L) also have an optional power-down mode. In this mode, current
drops to below 5 mA. When the power-down option is selected, either PD1 or PD2 pins
(or both) can be used to power down the part. The power-down option is selected in the
design source file. When enabled, the device goes into power down when either PD1 or
PD2 is high. In the power-down mode, all internal logic signals are latched and held, as
are any enabled outputs.
All pin transitions are ignored until the PD pin is brought low. When the power-down fea-
ture is enabled, the PD1 or PD2 pin cannot be used as a logic input or output. However,
the pin’s macrocell may still be used to generate buried foldback and cascade logic
signals.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ATF1504BE-5AX100 | IC CPLD 64MC 1.8V 100-TQFP |
| ATF1508ASL-25QI160 | IC CPLD 25NS LOW PWR 160PQFP |
| ATF1508ASVL-20JU84 | IC CPLD 20NS LOWV LOW PWR 84PLCC |
| ATF1508BE-5AX100 | IC CPLD 128MC 1.8V ISP 100TQFP |
| ATF1508RE-5AX100 | IC CPLD 128MC 3.3V ISP 100TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ATF1504ASZ | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:High- Performance EE CPLD |
| ATF1504ASZ-20AC100 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:High- Performance EE CPLD |
| ATF1504ASZ-20AC44 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:High- Performance EE CPLD |
| ATF1504ASZ-20JC44 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:High- Performance EE CPLD |
| ATF1504ASZ-20JC68 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:High- Performance EE CPLD |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。