參數(shù)資料
型號： AT90S8535-8JI
廠商： Atmel
文件頁數(shù)： 39/127頁
文件大小： 0K
描述： IC MCU 8K 8MHZ A/D IT 44PLCC
標(biāo)準(zhǔn)包裝： 27
系列： AVR® 90S
核心處理器： AVR
芯體尺寸： 8-位
速度： 8MHz
連通性： SPI，UART/USART
外圍設(shè)備： 欠壓檢測/復(fù)位，POR，PWM，WDT
輸入/輸出數(shù)： 32
程序存儲器容量： 8KB（4K x 16）
程序存儲器類型： 閃存
EEPROM 大?。?/td> 512 x 8
RAM 容量： 512 x 8
電壓 - 電源 (Vcc/Vdd)： 4 V ~ 6 V
數(shù)據(jù)轉(zhuǎn)換器： A/D 8x10b
振蕩器型： 內(nèi)部
工作溫度： -40°C ~ 85°C
封裝/外殼： 44-LCC（J 形引線）
包裝： 管件
19
AT90S/LS8535
1041H–11/01
Status Register – SREG
The AVR Status Register (SREG) at I/O space location $3F ($5F) is defined as:
Bit 7 – I: Global Interrupt Enable
The global interrupt enable bit must be set (one) for the interrupts to be enabled. The
individual interrupt enable control is then performed in separate control registers. If the
global interrupt enable register is cleared (zero), none of the interrupts are enabled inde-
pendent of the individual interrupt enable settings. The I-bit is cleared by hardware after
an interrupt has occurred and is set by the RETI instruction to enable subsequent
interrupts.
Bit 6 – T: Bit Copy Storage
The bit copy instructions BLD (Bit LoaD) and BST (Bit STore) use the T-bit as source
and destination for the operated bit. A bit from a register in the register file can be copied
into T by the BST instruction and a bit in T can be copied into a bit in a register in the
register file by the BLD instruction.
Bit 5 – H: Half-carry Flag
The half-carry flag H indicates a half-carry in some arithmetic operations. See the
Instruction Set description for detailed information.
Bit 4 – S: Sign Bit, S = N
⊕ V
The S-bit is always an exclusive or between the negative flag N and the two’s comple-
ment overflow flag V. See the Instruction Set description for detailed information.
Bit 3 – V: Two’s Complement Overflow Flag
The two’s complement overflow flag V supports two’s complement arithmetics. See the
Instruction Set description for detailed information.
Bit 2 – N: Negative Flag
The negative flag N indicates a negative result from an arithmetical or logical operation.
See the Instruction Set description for detailed information.
Bit 1 – Z: Zero Flag
The zero flag Z indicates a zero result from an arithmetical or logic operation. See the
Instruction Set description for detailed information.
Bit 0 – C: Carry Flag
The carry flag C indicates a carry in an arithmetical or logical operation. See the Instruc-
tion Set description for detailed information.
Note that the Status Register is not automatically stored when entering an interrupt rou-
tine and restored when returning from an interrupt routine. This must be handled by
software.
Bit
7
6
543210
$3F ($5F)
I
T
H
S
V
N
Z
C
SREG
Read/Write
R/W
Initial Value
0
000000
相關(guān)PDF資料
PDF描述
PIC16F870-I/SO IC MCU FLASH 2KX14 EE 28SOIC
AT90S8515-8PC IC MCU 8K FLSH 8MHZ 40DIP
PIC18LF45J50-I/PT IC PIC MCU FLASH 32K 2V 44-TQFP
PIC18LF1230-I/P IC PIC MCU FLASH 2KX16 18DIP
PIC18F45J50-I/PT IC PIC MCU FLASH 32K 2V 44-TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AT90S8535-8PC 功能描述:8位微控制器 -MCU 8K Flash 5V RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
AT90S8535-8PI 功能描述:8位微控制器 -MCU 8K Flash 5V RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
AT90SA7-MLTU 功能描述:程序設(shè)計器 - 基于通用和內(nèi)存 ASICS RoHS:否 制造商:Xeltek 產(chǎn)品:Universal Device Programmers 工具用于評估:EPROM, Parallel/Serial EEPROM, FPGA, PROM, Flash, BPROM, MCUs, PLD Devices 接口類型:Parallel, USB 工作電源電壓:90 VAC to 250 VAC
AT90SC12036RU 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Secure Microcontroller for Smart Cards
AT90SC128112RU 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Secure Microcontroller for Smart Cards
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*